US6025241A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of fabricating semiconductor devices with self-aligned silicide
Assignee: Hanger Solutions LLC
•
Filing: 1998-05-06
•
Granted: 2000-02-15
•
Expires: 2018-05-06
Abstract
Abstract A method for fabricating a semiconductor device, such as a MOS (metal-oxide semiconductor) transistor, with self-aligned silicide is provided. This method can prevent junction leakage between the silicide and the substrate so as to allow the resultant semiconductor device to have reliable performance. The method includes the steps of preparing a semiconductor substrate; forming at least one transistor element over the substrate, the transistor element including a pair of source/drain regions, a gate, a dielectric layer over the gate, and a spacer on the sidewall of the gate; and performing an ion-bombardment process so as to transport one part of the dielectric layer that is adjacent to the top of the spacer to beside the bottom of the spacer. Through this method, the resultant semiconductor device is reliable in operation since the drawback of the occurrence of leakage current or short-circuit that could be otherwise resulted between the self-aligned silicide and the substrate owing to the short-channel effect can be eliminated. Moreover, the resultant semiconductor device has increased anti-static capability that can protect the semiconductor device against electro-static damage.
Inventors
- 👤 Tony Lin
- 👤 Water Lur
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 15:10
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/0212; H10D30/0213; H10D30/0223; H10D30/0227; H10P; H10P30/00; H10P30/40; Y; Y10; Y10S; Y10S148/00; Y10S148/147
Claims Analysis
Total Claims: 16
Claim 1
Independent Claim
117 words
A semiconductor fabrication process, comprising the steps of: (1) preparing a semiconductor substrate; (2) forming at least one transistor element over the substrate, the transistor element including a pair of source/drain regions, a gate, a dielectric layer formed over the gate, and a spacer formed on the side-wall of the gate; and (3) performing an ion-bombardment process so as to transport one part of the dielectric layer that is adjacent to the top of the spacer to beside the bottom of the spacer; (4) forming a metallization layer over the dielectric layer and the source/drain regions; and (5) performing a heat-treatment process so as to form self-aligned silicide layers over the dielectric layer and the source/drain region.
Claim 2
Dependent Claim
117 words
A semiconductor fabrication process, comprising the steps of: (1) preparing a semiconductor substrate; (2) forming at least one transistor element over the substrate, the transistor element including a pair of source/drain regions, a gate, a dielectric layer formed over the gate, and a spacer formed on the side-wall of the gate; and (3) performing an ion-bombardment process so as to transport one part of the dielectric layer that is adjacent to the top of the spacer to beside the bottom of the spacer; (4) forming a metallization layer over the dielectric layer and the source/drain regions; and (5) performing a heat-treatment process so as to form self-aligned silicide layers over the dielectric layer and the source/drain region.
Claim 3
Dependent Claim
80 words
The method of claim 1, further comprising the steps of: performing a deposition process so as to form a metallization layer over the entire top surface of the wafer; performing a heat-treatment process so as to allow part of the metal in the metallization layer to react with the silicon in the source/drain regions to form a metal silicide layer over the source/drain regions; and performing an etching process so as to remove the unreacted part of the metallization layer.
Claim 4
Dependent Claim
54 words
The method of claim 1, wherein the gate is formed by the steps of: forming an oxide layer over a selected region on the substrate; forming a first conductive layer over the oxide layer; forming a second conductive layer over the first conductive layer; and forming the dielectric layer over the second conductive layer.
Claim 5
Dependent Claim
16 words
The method of claim 3, wherein the first conductive layer is a layer of doped polysilicon.
Claim 6
Dependent Claim
16 words
The method of claim 3, wherein the second conductive layer is a layer of metal silicide.
Claim 7
Dependent Claim
16 words
The method of claim 3, wherein the second conductive layer is a layer of titanium silicide.
Claim 8
Dependent Claim
16 words
The method of claim 3, wherein the second conductive layer is a metallization layer of tungsten.
Claim 9
Dependent Claim
23 words
The method of claim 3, wherein the second conductive layer is a layer of tungsten and an alloy of tungsten and silicon (W/WSi).
Claim 10
Dependent Claim
16 words
The method of claim 3, wherein the second conductive layer is a layer of titanium nitride.
Claim 11
Dependent Claim
16 words
The method of claim 3, wherein the second conductive layer is a layer of tungsten nitride.
Claim 12
Dependent Claim
13 words
The method of claim 1, wherein the dielectric layer is an oxide layer.
Claim 13
Dependent Claim
12 words
The method of claim 1, wherein dielectric layer is a nitride layer.
Claim 14
Dependent Claim
15 words
The method of claim 1, wherein the ion-bombardment process is an anisotropic plasma ion-bombardment process.
Claim 15
Dependent Claim
15 words
The method of claim 1, wherein the ion-bombardment process is a high-density plasma ion-bombardment process.
Claim 16
Dependent Claim
64 words
The method of claim 1, wherein the ion-bombardment process utilizes a source of argon ions with a pressure of from 100 mTorr to 500 mTorr and a flow rate of 300 sccm (standard cm 3 per minute) to 1,000 sccm, which is applied under an electric power of from 500 W (watt) to 1,500 W for a duration of from 10 to 60 seconds.
References Cited (Backward Citations)
US5102816A
Cited
US5416048A
Cited
US5759901A
Cited
US5824588A
Cited
US5879999A
Cited
US5858848A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-02-14 | 2003-08-16 | 2004-02-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-02-14 | 2007-08-16 | 2008-02-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-02-14 | 2011-08-16 | 2012-02-15 | $7700.00 | Window Closed / Lapsed |