US6021380A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Automatic semiconductor wafer sorter/prober with extended optical inspection
Assignee: Scanis Inc
•
Filing: 1997-07-02
•
Granted: 2000-02-01
•
Expires: 2017-07-02
Abstract
Abstract A method and apparatus for visually inspecting and sorting semiconductor wafers and the individual microcircuits or chips thereon. The preferred embodiment employs a scanner to obtain a virtual reality image of the wafer and all chips are identified and sorted by applying high-speed image processing routines. The resulting wafer map provides unique image controlled chip coordinates making the chips identifiable even after the chips are diced apart. The wafer may contain different kinds of chips in irregular patterns. A gross-defect, visual inspection sorts out defective chips based on image completeness maximizing the yield and throughput. All inspections and identifications are performed on the virtual wafer or chip images scanned into a computer memory with full physical wafer correlation but without having to manipulate the wafer. The inspection time is, therefore, largely free due to overlapping it by regular transport operations.
Inventors
- 👤 T. Roland Fredriksen
- 👤 Robert L. Chapman
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 18:48
CPC Classifications
G; G01; G01N; G01N21/00; G01N21/84; G01N21/88; G01R; G01R31/00; G01R31/28; G01R31/282; G01R31/2831; G01R31/302; G01R31/308; G01R31/311; G01R31/01; H; H10; H10W; H10W46/00; H10W46/501; H10W46/507
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
105 words
In a method for investigating electronic circuit devices for manufacturing defects, the steps of: (a) converting intuitive criteria used to investigate an electronic circuit device for manufacturing defects to specific numerical criteria; (b) programming a computer with said criteria; (c) acquiring information in said programmed computer defining an electronic circuit device by scanning in an image of said device and operating on said virtual images rather than manipulating the physical device; (d) using said computer to apply said specific numerical criteria defined by said program to said information to identify regions of said electronic circuit device to be investigated, said information defining a manufacturing defect.
Claim 2
Dependent Claim
105 words
In a method for investigating electronic circuit devices for manufacturing defects, the steps of: (a) converting intuitive criteria used to investigate an electronic circuit device for manufacturing defects to specific numerical criteria; (b) programming a computer with said criteria; (c) acquiring information in said programmed computer defining an electronic circuit device by scanning in an image of said device and operating on said virtual images rather than manipulating the physical device; (d) using said computer to apply said specific numerical criteria defined by said program to said information to identify regions of said electronic circuit device to be investigated, said information defining a manufacturing defect.
Claim 3
Dependent Claim
50 words
The method of claim 1 wherein said specific numeric criteria that are applied to segregated regions of said electronic circuit device having manufacturing defects which contain defect characteristics exceeding the standards required for further use of said regions of said electronic circuit device for processing into electronic circuit device products.
Claim 4
Dependent Claim
30 words
The method of claim 1 together with the step of introducing an image controlled coordinate reference system allowing individual electronic circuit devices to be reliably re-identified throughout the processing steps.
Claim 5
Dependent Claim
57 words
The method of claim 1 wherein said electronic circuit devices are semiconductor wafers together with the step of automatically generating a wafer map from a scanned wafer image requiring no physical manipulation of the wafer and using said map to position a CCD camera adjacent said wafer to obtain high resolution images for a detailed chip inspection.
Claim 6
Dependent Claim
25 words
The method of claim 1 wherein said electronic circuit devices are semiconductor wafers together with the step of aligning the wafer according to die pattern.
Claim 7
Dependent Claim
90 words
In a method for investigating semi-conductor wafers for manufacturing defects, the steps of: (a) acquiring information from an image defining said semi-conductor wafer with opto-electronic means, including the step of generating a digital representation of said image; (b) analyzing said information by applying pre-selected criteria to said information to identify regions of said semi-conductor wafer by said information having a manufacturing defect; said step of analyzing including detecting digital information in said representation defining manufacturing defects in said semi-conductor wafer, and detecting digital information in said representation defining said defects.
Claim 8
Dependent Claim
90 words
In a method for investigating semi-conductor wafers for manufacturing defects, the steps of: (a) acquiring information from an image defining said semi-conductor wafer with opto-electronic means, including the step of generating a digital representation of said image; (b) analyzing said information by applying pre-selected criteria to said information to identify regions of said semi-conductor wafer by said information having a manufacturing defect; said step of analyzing including detecting digital information in said representation defining manufacturing defects in said semi-conductor wafer, and detecting digital information in said representation defining said defects.
Claim 9
Dependent Claim
60 words
A gross defect, optical inspection unit for chips on a semiconductor wafers comprising: means for aligning the wafer according to the die pattern; means for generating a unique map for each wafer; means for sorting the chips by direct image analysis into testable and not testable categories; and means for selecting for further testing only those chips sorted as testable.
Claim 10
Dependent Claim
60 words
A gross defect, optical inspection unit for chips on a semiconductor wafers comprising: means for aligning the wafer according to the die pattern; means for generating a unique map for each wafer; means for sorting the chips by direct image analysis into testable and not testable categories; and means for selecting for further testing only those chips sorted as testable.
References Cited (Backward Citations)
US4677474A
Cited
US5012523A
Cited
US4805123A
Cited
US4805123B1
Cited
US4929893A
Cited
US5212637A
Cited
US5219765A
Cited
US5511934A
Cited
US5240866A
Cited
US5390131A
Cited
US5808735A
Cited
US5754298A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2003-01-31 | 2003-08-02 | 2004-02-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2007-01-31 | 2007-08-02 | 2008-02-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2011-01-31 | 2011-08-02 | 2012-02-01 | $7700.00 | Window Closed / Lapsed |