← Back to Patent Explorer
US6015749A Expired / Lapsed US ⏱️ 0.0 years remaining

Method to improve adhesion between copper and titanium nitride, for copper interconnect structures, via the use of an ion implantation procedure

Assignee: Taiwan Semiconductor Manufacturing Co TSMC Ltd
•
Filing: 1998-05-04
•
Granted: 2000-01-18
•
Expires: 2018-05-04
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for fabricating a copper interconnect structure, using a Cu 3 Ge intermetallic layer, as an adhesive layer, has been developed. Following the deposition of a copper seed layer, an ion implantation procedure is performed, placing germanium ions in a copper seed layer. After deposition of a thick copper layer, an anneal cycle, performed before or after deposition of the thick copper layer, is used to create a Cu 3 Ge intermetallic layer at the interface between a copper seed layer and a titanium nitride barrier layer. A second embodiment of this invention uses a tilted, germanium ion implantation procedure, used to avoid the placement of germanium ions in a copper seed layer, at the bottom of a contact hole, thus avoiding possible implantation damage, to active device regions, exposed in the bottom of the contact hole.

Inventors

  • 👤 Chung-Shi Liu
  • 👤 Chen-Hua Douglas Yu
  • 👤 Jane-Bai Lai
  • 👤 Lih-Juann Chen

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 05:39
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/042; H10W20/043; H10W20/033; H10W20/047; H10W20/049; H10W20/051; H10W20/056; H10W20/40; H10W20/41; H10W20/425

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 242 words
A method for forming a metal interconnect structure, on a semiconductor substrate, comprising the steps of: providing a insulator layer, on said semiconductor substrate, and providing a contact hole in said insulator layer, exposing underlying conductive elements; depositing a barrier layer; depositing a copper seed layer; ion implanting germanium ions into a first region of said copper seed layer, in which said copper seed layer, and said barrier layer, reside on the top surface of said insulator layer, and ion implanting said germanium ions into a second region of said copper seed layer, in which said copper seed layer, and said barrier layer reside on the top surface of said conductive elements, located at the bottom of said contact hole; depositing a thick copper layer; annealing, before or after deposition of said thick copper layer, to form a Cu 3 Ge intermetallic layer, with the formation of said Cu 3 Ge intermetallic layer consuming all of said germanium ions, and consuming a bottom portion of said copper seed layer, and with said Cu 3 Ge intermetallic layer forming in said first region of said copper seed layer, and forming said Cu 3 Ge intermetallic layer in said second region of said copper seed layer; and patterning, via use of dry etching or damascene procedures, of said thick copper layer, of said copper seed layer, of said Cu 3 Ge intermetallic layer, and of said barrier layer, to form said metal interconnect structure.
Claim 2
Independent Claim 242 words
A method for forming a metal interconnect structure, on a semiconductor substrate, comprising the steps of: providing a insulator layer, on said semiconductor substrate, and providing a contact hole in said insulator layer, exposing underlying conductive elements; depositing a barrier layer; depositing a copper seed layer; ion implanting germanium ions into a first region of said copper seed layer, in which said copper seed layer, and said barrier layer, reside on the top surface of said insulator layer, and ion implanting said germanium ions into a second region of said copper seed layer, in which said copper seed layer, and said barrier layer reside on the top surface of said conductive elements, located at the bottom of said contact hole; depositing a thick copper layer; annealing, before or after deposition of said thick copper layer, to form a Cu 3 Ge intermetallic layer, with the formation of said Cu 3 Ge intermetallic layer consuming all of said germanium ions, and consuming a bottom portion of said copper seed layer, and with said Cu 3 Ge intermetallic layer forming in said first region of said copper seed layer, and forming said Cu 3 Ge intermetallic layer in said second region of said copper seed layer; and patterning, via use of dry etching or damascene procedures, of said thick copper layer, of said copper seed layer, of said Cu 3 Ge intermetallic layer, and of said barrier layer, to form said metal interconnect structure.
Claim 3
Dependent Claim 27 words
The method of claim 1, wherein said underlying conductive elements, exposed in the bottom of said contact hole, are active silicon device regions, in said semiconductor substrate.
Claim 4
Dependent Claim 26 words
The method of claim 1, wherein said underlying conductive elements, exposed at the bottom of said contact hole are metal silicide layers, such as titanium silicide.
Claim 5
Dependent Claim 37 words
The method of claim 1, wherein said contact hole can be a via hole, if copper is being used for upper level interconnect structures, with the underlying materials being conductive elements such as copper, aluminum--copper, or tungsten.
Claim 6
Dependent Claim 34 words
The method of claim 1, wherein said barrier layer is titanium nitride, deposited using CVD procedures, at a temperature between about 200 to 450° C., to a thickness between about 100 to 500 Angstroms.
Claim 7
Dependent Claim 37 words
The method of claim 1, wherein said copper seed layer is deposited using CVD procedures, at a temperature between about 150 to 450° C., to a thickness between about 200 to 1500 Angstroms, using copper--HFAC--TMVS as reactants.
Claim 8
Dependent Claim 62 words
The method of claim 1, wherein said germanium ions are ion implanted into said first region of said copper seed layer, and into said second region of said copper seed layer, at an energy between about 30 to 500 KeV, at a dose between about 1E15 to 5E16 atoms/cm 2 , and at an implant angle between about 0 to 20 degrees.
Claim 9
Dependent Claim 26 words
The method of claim 1, wherein said thick copper layer is deposited using electro-chemical deposition, (ECD), procedures, to a thickness between about 3000 to 15000 Angstroms.
Claim 10
Dependent Claim 58 words
The method of claim 1, wherein said Cu 3 Ge intermetallic layer is formed via an anneal procedure, performed using conventional furnace procedures, or performed using rapid thermal processing, at a temperature between about 150 to 450° C., for a time between about 0.5 to 30 min, in either a hydrogen or a hydrogen--nitrogen ambient, or in vacuum.
Claim 11
Independent Claim 263 words
A method for forming a copper interconnect structure, on a semiconductor substrate, with a Cu 3 Ge intermetallic layer used as an adhesion layer, and with said Cu 3 Ge intermetallic layer formed using a tilted angle, germanium ion implantation procedure, comprising the steps of: providing an insulator layer, on said semiconductor substrate, and providing a contact hole in said insulator layer, exposing conductive elements at the bottom of said contact hole; depositing a titanium nitride layer; depositing a copper seed layer; using a tilted implant angle to ion implant germanium ions into a first region of said copper seed layer, where said copper seed layer, on said titanium nitride layer, resides on the top surface of said insulator layer, and ion implanting said germanium ions into a second region of said copper seed layer, where said copper seed layer, on said titanium nitride layer, resides on a top portion of the sides of said contact hole; depositing a thick copper layer; annealing to form said Cu 3 Ge intermetallic layer, via consumption of all said germanium ions, and consumption of a bottom portion of said copper seed layer, and with said Cu 3 Ge intermetallic layer forming in said first region of said copper seed layer, and said Cu 3 Ge intermetallic layer forming in said second region of said copper seed layer; and patterning, via use of dry etching or damascene procedures, of said thick copper layer, of said copper seed layer, of said Cu 3 Ge intermetallic layer, and of said titanium nitride layer, to form said copper interconnect structure.
Claim 12
Independent Claim 263 words
A method for forming a copper interconnect structure, on a semiconductor substrate, with a Cu 3 Ge intermetallic layer used as an adhesion layer, and with said Cu 3 Ge intermetallic layer formed using a tilted angle, germanium ion implantation procedure, comprising the steps of: providing an insulator layer, on said semiconductor substrate, and providing a contact hole in said insulator layer, exposing conductive elements at the bottom of said contact hole; depositing a titanium nitride layer; depositing a copper seed layer; using a tilted implant angle to ion implant germanium ions into a first region of said copper seed layer, where said copper seed layer, on said titanium nitride layer, resides on the top surface of said insulator layer, and ion implanting said germanium ions into a second region of said copper seed layer, where said copper seed layer, on said titanium nitride layer, resides on a top portion of the sides of said contact hole; depositing a thick copper layer; annealing to form said Cu 3 Ge intermetallic layer, via consumption of all said germanium ions, and consumption of a bottom portion of said copper seed layer, and with said Cu 3 Ge intermetallic layer forming in said first region of said copper seed layer, and said Cu 3 Ge intermetallic layer forming in said second region of said copper seed layer; and patterning, via use of dry etching or damascene procedures, of said thick copper layer, of said copper seed layer, of said Cu 3 Ge intermetallic layer, and of said titanium nitride layer, to form said copper interconnect structure.
Claim 13
Dependent Claim 25 words
The method of claim 10, wherein said conductive elements, at the bottom of said contact hole, are active silicon device regions in said semiconductor substrate.
Claim 14
Dependent Claim 24 words
The method of claim 10, wherein said conductive elements, in the bottom of said contact hole are metal silicide layers, such as titanium silicide.
Claim 15
Dependent Claim 34 words
The method of claim 10, wherein said titanium nitride barrier layer, is deposited using CVD procedures, at a temperature between about 200 to 450° C., to a thickness between about 100 to 500 Angstroms.
Claim 16
Dependent Claim 37 words
The method of claim 10, wherein said copper seed layer is deposited using CVD procedures, at a temperature between about 150 to 450° C., to a thickness between about 200 to 1500 Angstroms, using copper--HFAC--TMVS as reactants.
Claim 17
Dependent Claim 24 words
The method of claim 10, wherein said copper seed layer is deposited using PVD procedures, to a thickness between about 200 to 1500 Angstroms.
Claim 18
Dependent Claim 62 words
The method of claim 10, wherein said germanium ions are ion implanted, into said first region of said copper seed layer, and into said second region of said copper seed layer, at an energy between about 30 to 500 KeV, at a dose between about 1E15 to 5E16 atoms/cm 2 , and at an implant angle between about 15 to 60 degrees.
Claim 19
Dependent Claim 24 words
The method of claim 10, wherein said thick copper layer is deposited using ECD procedures, to a thickness between about 3000 to 15000 Angstroms.
Claim 20
Dependent Claim 57 words
The method of claim 10, wherein said Cu 3 Ge intermetallic layer is formed using an anneal procedure performed using conventional furnace procedures, or using rapid thermal processing, at a temperature between about 150 to 450° C., for a time between about 0.5 to 30 min., in either a hydrogen, or a hydrogen--nitrogen ambient, or in vacuum.

References Cited (Backward Citations)

US5801444A Cited
US5403779A Cited
US5420069A Cited
US5288456A Cited
US5391517A Cited
US5731245A Cited
US5877084A Cited
US5897370A Cited
US5698869A Cited
US5674787A Cited
US5677244A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2003-01-17 2003-07-19 2004-01-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2007-01-17 2007-07-19 2008-01-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2011-01-17 2011-07-19 2012-01-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag