US6005428A
Expired / Lapsed
US
⏱️ 0.0 years remaining
System and method for multiple chip self-aligning clock distribution
Assignee: GENE M AMDAHL
•
Filing: 1997-12-04
•
Granted: 1999-12-21
•
Expires: 2017-12-04
Abstract
Abstract A multiple chip self-aligning clock distribution system. The clock signal provided to any given chip is delayed by the on-chip distribution time of every other chip with which it is to be synchronized. Equal delay paths are added to each chip which provide a delay equal to the clock distribution delay of the chip. The equal delay paths can comprise a series of logic gates, such as for example inverters. The clock distribution delay of the equal delay path is designed to be equal to the clock distribution delay of the clock distribution tree on the chip. For each chip to be synchronized, the clock signal is routed through an equal delay path on each of the other chips to be synchronized before being coupled to the clock distribution input terminal of the destination chip. The number of equal delay paths that is included on each chip is a function of the number of chips to be synchronized. "N" equal delay paths are used where the number of chips is greater than 2 N-1 and is less than or equal to 2 N . Process variations that affect the clock distribution delay of the logic on the chip are likely to have a similar effect on the clock distribution delay of the equal delay path. This minimizes the effect of process variations on the clock alignment in the system.
Inventors
- 👤 Gene M. Amdahl
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 03:49
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/04; G06F1/10
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
271 words
A multiple chip self-aligning clock distribution system comprising: a system clock signal output terminal; a plurality of chips comprising greater than 2 N-1 chips and not more than 2 N chips, where N is greater than 1, wherein each of said chips comprises N clock distribution delay path input terminals, N+1 clock distribution delay path output terminals, N equal clock delay paths having delay equal to the clock distribution tree, said clock delay paths coupled to said corresponding clock distribution delay path input and output terminals, a clock distribution tree input terminal, a clock distribution tree having branches, and logic circuitry, said clock distribution tree coupled to said clock distribution tree input terminal, said logic circuitry coupled to ends of said clock distribution tree branches; said system clock signal output terminal coupled to one of said clock distribution delay path input terminals, the output terminal of which becomes a delayed system clock input to a succeeding chip, wherein said clock distribution tree input terminal in each of said plurality of chips is coupled to said system clock input signal after passing through one of said N equal clock delay paths of each of the other of said plurality of chips, so that a clock signal simultaneously arriving at said ends of said clock distribution tree branches of each of said plurality of chips regardless of process and design variations between them, wherein the clock delay of said N equal clock delay paths on each of said plurality of chips is almost exactly equal to the clock delay of said clock distribution tree on the chip containing the equal clock delay path.
Claim 2
Dependent Claim
271 words
A multiple chip self-aligning clock distribution system comprising: a system clock signal output terminal; a plurality of chips comprising greater than 2 N-1 chips and not more than 2 N chips, where N is greater than 1, wherein each of said chips comprises N clock distribution delay path input terminals, N+1 clock distribution delay path output terminals, N equal clock delay paths having delay equal to the clock distribution tree, said clock delay paths coupled to said corresponding clock distribution delay path input and output terminals, a clock distribution tree input terminal, a clock distribution tree having branches, and logic circuitry, said clock distribution tree coupled to said clock distribution tree input terminal, said logic circuitry coupled to ends of said clock distribution tree branches; said system clock signal output terminal coupled to one of said clock distribution delay path input terminals, the output terminal of which becomes a delayed system clock input to a succeeding chip, wherein said clock distribution tree input terminal in each of said plurality of chips is coupled to said system clock input signal after passing through one of said N equal clock delay paths of each of the other of said plurality of chips, so that a clock signal simultaneously arriving at said ends of said clock distribution tree branches of each of said plurality of chips regardless of process and design variations between them, wherein the clock delay of said N equal clock delay paths on each of said plurality of chips is almost exactly equal to the clock delay of said clock distribution tree on the chip containing the equal clock delay path.
Claim 3
Dependent Claim
45 words
The multiple chip self-aligning clock distribution system of claim 2 wherein said N equal clock delay paths comprise metal traces having a length approximately equal to the length of a branch of said clock distribution tree on the chip containing the equal clock delay path.
Claim 4
Dependent Claim
59 words
The multiple chip self-aligning clock distribution system of claim 3 wherein said clock distribution tree further comprises a plurality of inverters; and wherein each of said N equal clock delay paths further comprises a plurality of inverters equal to the number of inverters in said clock distribution tree delay path on the chip containing the equal clock delay path.
Claim 5
Dependent Claim
251 words
A multiple chip self-aligning clock distribution system comprising: a system clock signal output terminal; a plurality of chips comprising greater than 2 N-1 chips and not more than 2 N chips, where N is greater than 1, wherein each of said chips comprises N clock distribution delay path input terminals, N+1 clock distribution delay path output terminals, N equal clock delay paths having delay equal to the clock distribution tree, said clock delay paths coupled to said corresponding clock distribution delay path input and output terminals, a clock distribution tree input terminal, a clock distribution tree having branches, and logic circuitry, said clock distribution tree coupled to said clock distribution tree input terminal, said logic circuitry coupled to ends of said clock distribution tree branches; said system clock signal output terminal coupled to one of said clock distribution delay path input terminals, the output terminal of which becomes a delayed system clock input to a succeeding chip, wherein said clock distribution tree input terminal in each of said plurality of chips is coupled to said system clock input signal after passing through one of said N equal clock delay paths of each of the other of said plurality of chips, so that a clock signal simultaneously arriving at said ends of said clock distribution tree branches of each of said plurality of chips regardless of process and design variations between them, wherein one of said N equal clock delay paths on each of said plurality of chips has two output terminals.
Claim 6
Dependent Claim
251 words
A multiple chip self-aligning clock distribution system comprising: a system clock signal output terminal; a plurality of chips comprising greater than 2 N-1 chips and not more than 2 N chips, where N is greater than 1, wherein each of said chips comprises N clock distribution delay path input terminals, N+1 clock distribution delay path output terminals, N equal clock delay paths having delay equal to the clock distribution tree, said clock delay paths coupled to said corresponding clock distribution delay path input and output terminals, a clock distribution tree input terminal, a clock distribution tree having branches, and logic circuitry, said clock distribution tree coupled to said clock distribution tree input terminal, said logic circuitry coupled to ends of said clock distribution tree branches; said system clock signal output terminal coupled to one of said clock distribution delay path input terminals, the output terminal of which becomes a delayed system clock input to a succeeding chip, wherein said clock distribution tree input terminal in each of said plurality of chips is coupled to said system clock input signal after passing through one of said N equal clock delay paths of each of the other of said plurality of chips, so that a clock signal simultaneously arriving at said ends of said clock distribution tree branches of each of said plurality of chips regardless of process and design variations between them, wherein one of said N equal clock delay paths on each of said plurality of chips has two output terminals.
Claim 7
Dependent Claim
53 words
The multiple chip self-aligning clock distribution system of claim 4 wherein lengths of the interconnect path from said system or delayed system clock output terminal to said clock distribution input terminal in each of said plurality of chips is equal, and which are connected in the binary interconnection schema shown in the figures.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-12-20 | 2003-06-21 | 2003-12-21 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-12-20 | 2007-06-21 | 2007-12-21 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-12-20 | 2011-06-21 | 2011-12-21 | $7700.00 | Window Closed / Lapsed |