← Back to Patent Explorer
US5998983A Expired / Lapsed US ⏱️ 0.0 years remaining

Device for generating a DC reference voltage

Assignee: Atmel Corp
•
Filing: 1998-12-09
•
Granted: 1999-12-07
•
Expires: 2018-12-09
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A device that generates a DC reference voltage approximately equal to half a DC supply voltage. It includes an input stage forming a first potentiometric divider comprising two branches having an asymmetric behavior in response to variations in the room and/or operating temperature, and supplying a first DC voltage (NBGP), an intermediate stage forming a resistive and capacitive filter, which eliminates the dynamic component of the first DC voltage (NGBP) and supplies a second DC voltage (NARF), and an output stage forming a second potentiometric divider comprising two branches also having an asymmetric behavior of which the voltage variations are smaller than those of the first divider comprising in addition a logic inverter function, and supplying a third DC voltage (NREF), the variations of which are the inverse of those in the second DC voltage (NARF), the variations in the latter being thus compensated.

Inventors

  • 👤 Remi Gerber

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 15:56
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465; G05F3/00; G05F3/02; G05F3/08; G05F3/10; G05F3/16; G05F3/20; G05F3/24; G05F3/242; G05F3/247

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 301 words
A device for generating a DC reference voltage approximately equal to half a DC supply voltage provided to said device, said device including: an input stage, forming a first potentiometric divider comprising a first branch connected to the power supply voltage and a second branch connected to the reference potential, the first and second branches having an asymmetric behaviour in response to variations in the room and/or operating temperature, the variations in operating temperature being linked to the quality of the manufacturing process of the device, said input stage supplying a first DC voltage (NBGP) with a static component and a dynamic component; an intermediate stage, forming a resistive and capacitive filter, which receives the first DC input voltage (NGBP), eliminates its dynamic component, and supplies a second DC output voltage (NARF); and an output stage, forming a second potentiometric divider comprising a first branch connected to said power supply voltage and a second branch connected to said reference potential, the first and second branches of said second potentiometric divider having an asymmetric behaviour similar to the behaviour of the first and second branches of said first potentiometric divider, the relative voltage variations of said second divider as a function of the room and/or operating temperature being however smaller than the relative voltage variations of said first divider, the variations in operating temperature being linked to the quality of the manufacturing process, said output stage comprising in addition a logic inverter function, said output stage supplying a third DC voltage (NREF), the variations of which as a function of the room and/or operating temperature, said variations in operating temperature being linked to the quality of the manufacturing process, are the inverse of those of the said second DC voltage (NARF), said variations in the second DC voltage (NARF) being thus compensated.
Claim 2
Independent Claim 301 words
A device for generating a DC reference voltage approximately equal to half a DC supply voltage provided to said device, said device including: an input stage, forming a first potentiometric divider comprising a first branch connected to the power supply voltage and a second branch connected to the reference potential, the first and second branches having an asymmetric behaviour in response to variations in the room and/or operating temperature, the variations in operating temperature being linked to the quality of the manufacturing process of the device, said input stage supplying a first DC voltage (NBGP) with a static component and a dynamic component; an intermediate stage, forming a resistive and capacitive filter, which receives the first DC input voltage (NGBP), eliminates its dynamic component, and supplies a second DC output voltage (NARF); and an output stage, forming a second potentiometric divider comprising a first branch connected to said power supply voltage and a second branch connected to said reference potential, the first and second branches of said second potentiometric divider having an asymmetric behaviour similar to the behaviour of the first and second branches of said first potentiometric divider, the relative voltage variations of said second divider as a function of the room and/or operating temperature being however smaller than the relative voltage variations of said first divider, the variations in operating temperature being linked to the quality of the manufacturing process, said output stage comprising in addition a logic inverter function, said output stage supplying a third DC voltage (NREF), the variations of which as a function of the room and/or operating temperature, said variations in operating temperature being linked to the quality of the manufacturing process, are the inverse of those of the said second DC voltage (NARF), said variations in the second DC voltage (NARF) being thus compensated.
Claim 3
Dependent Claim 178 words
The device according to claim 1, wherein the first branch of said input stage includes a first p-type MOS transistor (TP0) and a second n-type MOS transistor (TN0), the gate of said second transistor (TN0) and the drain of said first transistor (TP0) being connected to said power supply voltage, the source of said first transistor (TP0) being connected to the drain of said second transistor (TN0), the second branch of said input stage includes a third p-type MOS transistor (TP1) and a fourth n-type MOS transistor (TN2), the gate of said third transistor (TP1) and the source of said fourth transistor (TN2) being connected to said reference potential, the source of said third transistor (TP1) being connected to the drain of said fourth transistor (TN2), the gates of said first and fourth transistors (TP0, TN2) being connected to each other, the source of said second transistor (TN0) being connected to the drain of said third transistor (TP1) and to the gates of said first and fourth transistors (TP0, TN2), and constituting an output of the input stage.
Claim 4
Dependent Claim 296 words
The device according to claim 1, wherein said intermediate stage includes: a first capacitive cell, comprising a fifth p-type MOS transistor (TP2) and a sixth n-type MOS transistor (TN1), the gates of said fifth and sixth transistors (TP2, TN1) being connected to each other and to the output of said input stage, the source and the drain of said fifth transistor (TP2) being connected to said power supply voltage, the source and the drain of said sixth transistor (TN1) being connected to said reference potential, a resistive cell, comprising a seventh n-type MOS transistor (TN3) and an eighth p-type MOS transistor (TP3), the gate of said seventh transistor (TN3) being connected to said power supply voltage, the gate of said eighth transistor (TP3) being connected to the reference potential, the source of said seventh transistor (TN3) and the drain of said eighth transistor (TP3) being connected to each other and to the gates of said fifth and sixth transistors (TP2, TN1) of said first capacitive cell and having a potential equal to said first DC voltage (NBGP), the drain of said seventh transistor (TN3) and the source of said eighth transistor (TP3) being connected to each other and having a potential equal to said second DC voltage (NARF), and a second capacitive cell, comprising a ninth p-type MOS transistor (TP4) and a tenth n-type MOS transistor (TN5), the source and the drain of said ninth transistor (TP4) being connected to the power supply voltage, the source and the drain of said tenth transistor (TN5) being connected to the reference potential, the gates of said ninth and tenth transistors (TP4, TN5) being connected to each other and to the drain of said seventh transistor (TN3) of said resistive cell and constituting an output of said intermediate stage.

References Cited (Backward Citations)

US5051686A Cited
US5281906A Cited
US5373226A Cited
US5315231A Cited
US5747978A Cited
US5783935A Cited
EP0786776A1 Cited
US5796244A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-12-06 2003-06-07 2003-12-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-12-06 2007-06-07 2007-12-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-12-06 2011-06-07 2011-12-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag