Patent US5994964A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5994964A Expired / Lapsed US ⏱️ 0.0 years remaining

Gain-control-type transistor power amplifier

Assignee: Alps Alpine Co Ltd
•
Filing: 1997-11-21
•
Granted: 1999-11-30
•
Expires: 2017-11-21
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A gain-control-type transistor power amplifier is provided which performs gain control in a state in which there is satisfactory linearity by extending the varying range of a gain control voltage capable of controlling the output level of an RF signal. The gain-control-type transistor power amplifier includes an amplifying transistor, to the base of which a bias voltage and an amplification signal are supplied, and a control transistor, to the base of which a gain control voltage is supplied. The gain control voltage output from the emitter of the control transistor is supplied to the base of the amplifying transistor in such a manner as to be superposed onto the base bias, and the base bias voltage is varied by the supplied gain control voltage, controlling the gain of the amplifying transistor and the output level of the RF signal.

Inventors

  • 👤 Takeshi Tanemura

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 09:24
CPC Classifications
H; H03; H03G; H03G1/00; H03G1/0005; H03G1/0035; H03G1/0082

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 145 words
A gain-control-type transistor power amplifier, comprising: an amplifying transistor, to the base of which a bias voltage and a signal are supplied; a control transistor, to the base of which a gain control voltage is supplied, wherein a gain control voltage output from the emitter of said control transistor is supplied to the base of said amplifying transistor, and said bias voltage is varied by said supplied gain control voltage so that the gain of said amplifying transistor is controlled; a first fixed bias voltage applied to the base of said amplifying transistor, said first fixed bias voltage applied to a first voltage divider wherein said first voltage divider is connected to a power terminal to which a D.C. voltage is supplied; and said gain control voltage output from said control transistor is interposed as a variable bias voltage into said first fixed bias voltage.
Claim 2
Dependent Claim 145 words
A gain-control-type transistor power amplifier, comprising: an amplifying transistor, to the base of which a bias voltage and a signal are supplied; a control transistor, to the base of which a gain control voltage is supplied, wherein a gain control voltage output from the emitter of said control transistor is supplied to the base of said amplifying transistor, and said bias voltage is varied by said supplied gain control voltage so that the gain of said amplifying transistor is controlled; a first fixed bias voltage applied to the base of said amplifying transistor, said first fixed bias voltage applied to a first voltage divider wherein said first voltage divider is connected to a power terminal to which a D.C. voltage is supplied; and said gain control voltage output from said control transistor is interposed as a variable bias voltage into said first fixed bias voltage.
Claim 3
Dependent Claim 91 words
A gain-control-type transistor power amplifier according to claim 1, wherein the emitter of said control transistor is connected to the base of said amplifying transistor via a resistor; a second fixed bias voltage applied to the base of said control transistor, said second fixed bias voltage applied to a second voltage divider wherein said second voltage divider is connected to said D.C. voltage; wherein said power terminal is connected to the collector of said control transistor; and wherein the emitter of said control transistor is connected to ground via a resistor.

References Cited (Backward Citations)

US3395357A Cited
US3546616A Cited
US5023569A Cited
US5455468A Cited
JPH08274557A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-11-29 2003-05-31 2003-11-30 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-11-29 2007-05-31 2007-11-30 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-11-29 2011-05-31 2011-11-30 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag