US5991270A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic communication line analyzer apparatus and method
Assignee: Digital Lightwave Inc
•
Filing: 1998-01-09
•
Granted: 1999-11-23
•
Expires: 2018-01-09
Abstract
Abstract A novel high speed telecommunications testing apparatus and method which utilizes field programmable gate arrays to produce dynamic test modules for DS1, DS3, SONET and ATM signals interconnected by a high speed switching fabric. The high speed switch permits the direct exchange of signals from one test module to another thereby permitting simultaneous testing of different communications line protocols and further provides for multiple tests on a single data stream. Individual line interfaces are provided for DS1, DS3, and SONET lines which terminate and frame incoming and outgoing signals. Data exchange between modules in accomplished through the high speed switch fabric.
Inventors
- 👤 Bryan J. Zwan
- 👤 Kenneth T. Myers
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 12:08
CPC Classifications
H; H04; H04L; H04L49/00; H04L49/10; H04L49/104; H04J; H04J3/00; H04J3/02; H04J3/14; H04L1/00; H04L1/24; H04Q; H04Q11/00; H04Q11/04; H04Q11/0428; H04Q11/0478; H04J2203/00; H04J2203/0001; H04J2203/0003; H04J2203/0062; H04L12/00; H04L12/54; H04L12/56; H04L12/5601; H04L2012/5628
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
130 words
A communication line test device comprising:, a plurality of test processors; at least one line interface to the communication line carrying signals to be tested; a switch matrix in communication with said test processors and said line interface permitting simultaneous testing by said test processors of said signals, said switch matrix comprising a plurality of logical data selectors which selectively create communications pathways for the exchange of data between said test processors and said line interface, said switch matrix further comprising a field programmable gate array; memory for storing a logic configuration; a microprocessor connected to said memory and said field programmable gate array for loading said logic configuration into said field programmable gate array; and a display system connected to said microprocessor for creating and choosing said logic configuration.
Claim 2
Dependent Claim
130 words
A communication line test device comprising:, a plurality of test processors; at least one line interface to the communication line carrying signals to be tested; a switch matrix in communication with said test processors and said line interface permitting simultaneous testing by said test processors of said signals, said switch matrix comprising a plurality of logical data selectors which selectively create communications pathways for the exchange of data between said test processors and said line interface, said switch matrix further comprising a field programmable gate array; memory for storing a logic configuration; a microprocessor connected to said memory and said field programmable gate array for loading said logic configuration into said field programmable gate array; and a display system connected to said microprocessor for creating and choosing said logic configuration.
Claim 3
Independent Claim
49 words
A method of testing a communication line utilizing a single instrument setup comprising: providing an interface to a line carrying a first protocol signal; extracting a second protocol signal embedded within said first protocol signal; and simultaneously performing analysis on said first protocol signal and said second protocol signal.
Claim 4
Independent Claim
49 words
A method of testing a communication line utilizing a single instrument setup comprising: providing an interface to a line carrying a first protocol signal; extracting a second protocol signal embedded within said first protocol signal; and simultaneously performing analysis on said first protocol signal and said second protocol signal.
References Cited (Backward Citations)
US3956601A
Cited
US4545011A
Cited
US4708422A
Cited
US4841437A
Cited
US4894829A
Cited
US5121342A
Cited
US5377259A
Cited
US5157665A
Cited
US5251204A
Cited
US5367394A
Cited
US5173896A
Cited
US5260970A
Cited
US5446680A
Cited
US5343461A
Cited
US5197062A
Cited
US5434845A
Cited
US5495470A
Cited
US5450416A
Cited
US5490249A
Cited
US5451839A
Cited
US5491697A
Cited
US5506709A
Cited
US5355238A
Cited
US5455832A
Cited
US5566161A
Cited
US5619489A
Cited
US5566162A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-22 | 2003-05-24 | 2003-11-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-22 | 2007-05-24 | 2007-11-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-22 | 2011-05-24 | 2011-11-23 | $7700.00 | Window Closed / Lapsed |