US5987632A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of testing memory operations employing self-repair circuitry and permanently disabling memory locations
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1997-05-07
•
Granted: 1999-11-16
•
Expires: 2017-05-07
Abstract
Abstract A test method for a memory device wherein failures that may only occur under specified worst-case conditions are converted to hard functional failures. These locations are subsequently detected and remapped by built-in self test (BIST) and built-in self-repair (BISR) circuitry. First, a test suite is performed on a memory array which includes redundant row and column locations. Typically, this test suite is performed under conditions which are most likely to induce failure. Row and column locations that are determined to be malfunctioning are scanned out of the memory device, along with the number of available redundant rows and columns. If there are sufficient redundant locations, the failing rows and columns are permanently disabled by blowing each of the corresponding fuse links. When power is subsequently applied to the memory device, BIST will detect rows and columns, including those permanently disabled, with hard functional failures. Accesses to these locations may then be redirected by BISR circuitry. The test suite may then be re-executed, and the device deemed defective if additional errors are found. Rows and columns in the memory array that are prone to failure are thus never enabled. Additionally, the BIST and BISR circuitry provides the ability to verify basic memory functionality and remap failing addresses on each application of power to the device. Test coverage of the memory array is advantageously increased.
Inventors
- 👤 V. Swamy Irrinki
- 👤 Thomas R. Wik
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 16:18
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; G11C29/72; G11C29/04; G11C29/08; G11C29/12; G11C29/44; G11C29/78; G11C2029/0405
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
178 words
A method of testing a memory device, said memory device including a memory array including a plurality of rows, wherein said plurality of rows includes a plurality of standard rows and a plurality redundant rows, said method comprising: performing a given test on said plurality of rows under a particular set of worst case operating conditions; determining that a particular row within said plurality of rows is malfunctioning in response to results from said given test; permanently disabling memory accesses to said particular row; performing a self-test operation upon said memory array in response to an application of power to said memory device during normal operating conditions, wherein said self-test operation identifies any malfunctioning rows within said memory array including said permanently disabled particular row, and wherein said self-test operation is performed subsequently to said permanently disabling memory accesses to said particular row; and remapping each standard row of the malfunctioning rows to a corresponding redundant row, wherein said remapping enables memory accesses to each of said standard malfunctioning rows to be redirected to said corresponding redundant row.
Claim 2
Independent Claim
178 words
A method of testing a memory device, said memory device including a memory array including a plurality of rows, wherein said plurality of rows includes a plurality of standard rows and a plurality redundant rows, said method comprising: performing a given test on said plurality of rows under a particular set of worst case operating conditions; determining that a particular row within said plurality of rows is malfunctioning in response to results from said given test; permanently disabling memory accesses to said particular row; performing a self-test operation upon said memory array in response to an application of power to said memory device during normal operating conditions, wherein said self-test operation identifies any malfunctioning rows within said memory array including said permanently disabled particular row, and wherein said self-test operation is performed subsequently to said permanently disabling memory accesses to said particular row; and remapping each standard row of the malfunctioning rows to a corresponding redundant row, wherein said remapping enables memory accesses to each of said standard malfunctioning rows to be redirected to said corresponding redundant row.
Claim 3
Dependent Claim
41 words
The method of testing a memory device as recited in claim 1 wherein said memory device is fabricated upon an integrated circuit, and wherein said self-test operation is performed by a self-test circuit that is also implemented upon said integrated circuit.
Claim 4
Dependent Claim
24 words
The method of testing a memory device as recited in claim 2 wherein a self-repair circuit performs said remapping of each standard malfunctioning row.
Claim 5
Dependent Claim
23 words
The method of testing a memory device as recited in claim 3 wherein said self-repair circuit is also implemented upon said integrated circuit.
Claim 6
Dependent Claim
30 words
The method of testing a memory device as recited in claim 1 wherein said particular row includes a fuse link, and wherein blowing said fuse link disables said particular row.
Claim 7
Dependent Claim
27 words
The method of testing a memory device as recited in claim 5 wherein said fuse link is implemented in a top metal layer of said integrated circuit.
Claim 8
Dependent Claim
32 words
The method of testing a memory device as recited in claim 5 wherein said permanently disabling memory accesses to said particular row is performed by blowing said fuse link using a laser.
Claim 9
Dependent Claim
40 words
The method of testing a memory device as recited in claim 1 further comprising determining said memory device is unusable in response to a total number of said malfunctioning rows being greater than a total number of said redundant rows.
Claim 10
Dependent Claim
25 words
The method of testing a memory device as recited in claim 1 wherein said given test includes a refresh interval test of plurality of rows.
Claim 11
Independent Claim
178 words
A method of testing a memory device, said memory device including a memory array including a plurality of columns, wherein said plurality of columns includes a plurality of standard columns and a plurality redundant columns, said method comprising: performing a given test on said plurality of columns under a particular set of worst case operating conditions; determining that a particular column within said plurality of columns is malfunctioning in response to results from said given test; permanently disabling memory accesses to said particular column; performing a self-test operation upon said memory array in response to an application of power to said memory device during normal operating conditions, wherein said self-test operation identifies any malfunctioning columns within said memory array including said permanently disabled particular column, and wherein said self-test operation is performed subsequently to said permanently disabling memory accesses to said particular column; and remapping each standard column of the malfunctioning columns to a corresponding redundant column, wherein said remapping enables memory accesses to each of said standard malfunctioning columns to be redirected to said corresponding redundant column.
Claim 12
Independent Claim
178 words
A method of testing a memory device, said memory device including a memory array including a plurality of columns, wherein said plurality of columns includes a plurality of standard columns and a plurality redundant columns, said method comprising: performing a given test on said plurality of columns under a particular set of worst case operating conditions; determining that a particular column within said plurality of columns is malfunctioning in response to results from said given test; permanently disabling memory accesses to said particular column; performing a self-test operation upon said memory array in response to an application of power to said memory device during normal operating conditions, wherein said self-test operation identifies any malfunctioning columns within said memory array including said permanently disabled particular column, and wherein said self-test operation is performed subsequently to said permanently disabling memory accesses to said particular column; and remapping each standard column of the malfunctioning columns to a corresponding redundant column, wherein said remapping enables memory accesses to each of said standard malfunctioning columns to be redirected to said corresponding redundant column.
Claim 13
Dependent Claim
41 words
The method of testing a memory device as recited in claim 10 wherein said memory device is fabricated upon an integrated circuit, and wherein said self-test operation is performed by a self-test circuit that is also implemented upon said integrated circuit.
Claim 14
Dependent Claim
24 words
The method of testing a memory device as recited in claim 11 wherein a self-repair circuit performs said remapping of each standard malfunctioning column.
Claim 15
Dependent Claim
23 words
The method of testing a memory device as recited in claim 12 wherein said self-repair circuit is also implemented upon said integrated circuit.
Claim 16
Dependent Claim
30 words
The method of testing a memory device as recited in claim 10 wherein said particular column includes a fuse link, and wherein blowing said fuse link disables said particular column.
Claim 17
Dependent Claim
27 words
The method of testing a memory device as recited in claim 14 wherein said fuse link is implemented in a top metal layer of said integrated circuit.
Claim 18
Dependent Claim
32 words
The method of testing a memory device as recited in claim 14 wherein said permanently disabling memory accesses to said particular column is performed by blowing said fuse link using a laser.
Claim 19
Dependent Claim
39 words
The method of testing a memory device as recited in claim 10 comprising determining said memory device is unusable in response to a total number of said malfunctioning columns being greater than a total number of said redundant columns.
Claim 20
Dependent Claim
26 words
The method of testing a memory device as recited in claim 10 wherein said given test includes a refresh interval test of said plurality of columns.
Claim 21
Independent Claim
274 words
A method of testing a memory device, wherein said memory device includes a memory array with a plurality of rows, wherein said plurality of rows includes a plurality of standard rows and a plurality of redundant rows, comprising: applying a first test procedure on said plurality of rows under a first set of worst case conditions of operation for said memory array; determining a first subset of said plurality of rows which fail said first test procedure; permanently disabling said first subset of rows by blowing a fuse link in each of said first subset of rows using a laser beam; performing a self-test operation on said memory array under normal operating conditions, after said permanently disabling said first subset of rows, and in response to power being applied to said memory device, wherein said self-test operation identifies a second subset of failing rows including said permanently disabled first subset of rows; remapping each standard row in said second subset of rows to redundant rows not in said second subset of rows, wherein said remapping enables data accesses targeting any of said standard rows in said second subset to be redirected to a corresponding redundant row not in said second subset of rows; reapplying said first test procedure on said plurality of rows in order to detect whether there exist failing standard rows after said remapping; declaring said memory device to be unusable in response to an affirmative detection of one or more failing standard rows after said remapping; declaring said memory device to be operational in response to a negative detection that none of said plurality of standard rows fail after said remapping.
Claim 22
Independent Claim
274 words
A method of testing a memory device, wherein said memory device includes a memory array with a plurality of rows, wherein said plurality of rows includes a plurality of standard rows and a plurality of redundant rows, comprising: applying a first test procedure on said plurality of rows under a first set of worst case conditions of operation for said memory array; determining a first subset of said plurality of rows which fail said first test procedure; permanently disabling said first subset of rows by blowing a fuse link in each of said first subset of rows using a laser beam; performing a self-test operation on said memory array under normal operating conditions, after said permanently disabling said first subset of rows, and in response to power being applied to said memory device, wherein said self-test operation identifies a second subset of failing rows including said permanently disabled first subset of rows; remapping each standard row in said second subset of rows to redundant rows not in said second subset of rows, wherein said remapping enables data accesses targeting any of said standard rows in said second subset to be redirected to a corresponding redundant row not in said second subset of rows; reapplying said first test procedure on said plurality of rows in order to detect whether there exist failing standard rows after said remapping; declaring said memory device to be unusable in response to an affirmative detection of one or more failing standard rows after said remapping; declaring said memory device to be operational in response to a negative detection that none of said plurality of standard rows fail after said remapping.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-15 | 2003-05-17 | 2003-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-15 | 2007-05-17 | 2007-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-15 | 2011-05-17 | 2011-11-16 | $7700.00 | Window Closed / Lapsed |