Patent US5987616A successfully refreshed from Google Patents.
US5987616A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Renesas Electronics Corp
•
Filing: 1997-09-24
•
Granted: 1999-11-16
•
Expires: 2017-09-24
Abstract
Abstract In order to reduce a leak current, a processor core unit decodes an instruction fetched by an instruction fetch portion and turns off a leak cut switch for an unused function block of function blocks according to the result of decoding, whereby the supply of power to the corresponding function block is cut off.
Inventors
- 👤 Hiroaki Suzuki
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:34
CPC Classifications
G; G06; G06F; G06F1/00; G06F1/26; G06F1/32; H; H10; H10D; H10D84/00; H10D84/01; H10D84/0123; H10D84/0126; H10D84/0165; H10D84/02; H10D84/03; H10D84/038
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
114 words
A semiconductor device comprising: a processor core unit, said processor core unit including, an instruction fetch portion for fetching both or one of an instruction and data; a decoder for decoding an instruction fetched by said instruction fetch portion; a plurality of function blocks divided by processing functions; leak cut switches for respectively cutting off the supply of power to said function blocks, which are provided for each function block; and a power management unit for analyzing both or one of the instruction and the data and generating a control signal for turning off a respective leak cut switch of said leak switches for a non-used function block of said plurality of function blocks.
Claim 2
Dependent Claim
114 words
A semiconductor device comprising: a processor core unit, said processor core unit including, an instruction fetch portion for fetching both or one of an instruction and data; a decoder for decoding an instruction fetched by said instruction fetch portion; a plurality of function blocks divided by processing functions; leak cut switches for respectively cutting off the supply of power to said function blocks, which are provided for each function block; and a power management unit for analyzing both or one of the instruction and the data and generating a control signal for turning off a respective leak cut switch of said leak switches for a non-used function block of said plurality of function blocks.
Claim 3
Dependent Claim
86 words
A semiconductor device according to claim 1, wherein said decoder is divided into at least a predecoder for classifying instructions and allocating function blocks for processing the instructions and local decoders for respectively decoding the instructions allocated to the individual function blocks, leak cut switches for cutting off the supply of power to the local decoders are provided every local decoders, and said power management unit generates a control signal for turning off the leak cut switch for a non-used local decoder of said local decoders.
Claim 4
Dependent Claim
62 words
A semiconductor device according to claim 1, wherein said processor core unit includes an instruction queue unit for temporarily retaining each of instructions and wherein said power management unit analyzes the instruction prior to the execution of the instruction and previously generates a control for turning off the leak cut switch for the non-used function block of said plurality of function blocks.
Claim 5
Dependent Claim
48 words
A semiconductor device according to claim 1, wherein said power management unit generates control signals for turning off the leak cut switches for all the circuit units other than said instruction fetch portion of said processor core unit when the instruction is defetched by said instruction fetch portion.
Claim 6
Dependent Claim
72 words
A semiconductor device according to claim 1, wherein input/output devices of said processor core unit are divided into at least two blocks for upper-order and lower-order bits, leak cut switches are provided for the divided input/output devices for the upper-order and lower-order bits respectively, and said power management unit generates control signals for turning off the leak cut switches used for said input/output devices when said input/output devices are not in use.
Claim 7
Dependent Claim
91 words
A semiconductor device according to claim 1, wherein bus driver circuits of said processor core unit are divided into at least a bus driver circuit for an upper-order bit bus and a bus driver circuit for a lower-order bit bus, leak cut switches are provided for the divided bus driver circuits for the upper-order and lower-order bit buses respectively, and said power management unit generates control signals for turning off the leak cut switches used for said bus driver circuits when said upper-order and lower-order bit buses are not in use.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-15 | 2003-05-17 | 2003-11-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-15 | 2007-05-17 | 2007-11-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-15 | 2011-05-17 | 2011-11-16 | $7700.00 | Window Closed / Lapsed |