US5983338A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for interfacing a processor to a coprocessor for communicating register write information
Assignee: Mosaid Technologies Inc
•
Filing: 1997-09-05
•
Granted: 1999-11-09
•
Expires: 2017-09-05
Abstract
Abstract A processor to coprocessor interface supporting multiple coprocessors utilizes compiler generatable software type function call and return, instruction execute, and variable load and store interface instructions. Data is moved between the processor and coprocessor on a bidirectional shared bus either implicitly through register snooping and broadcast, or explicitly through function call and return and variable load and store interface instructions. The load and store interface instructions allow selective memory address preincrementation. The bi-directional bus is potentially driven both ways on each clock cycle. The interface separates interface instruction decode and execution. Pipelined operation is provided by indicating decoded instruction discard by negating a decode signal before an execute signal is asserted.
Inventors
- 👤 William C. Moyer
- 👤 John Arends
- 👤 Jeffrey W. Scott
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 21:40
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/38; G06F13/42; G06F13/4204; G06F13/4208; G06F13/4217
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
113 words
A method for a processor, having a register file comprising a plurality of registers, to broadcast, via a coprocessor communication bus, all write transactions in said register file, the method comprising the steps of: receiving an operand to be written to said register file; selecting one of said plurality of registers in said register file; and providing to said register file and via said coprocessor communication bus: said operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers.
Claim 2
Independent Claim
113 words
A method for a processor, having a register file comprising a plurality of registers, to broadcast, via a coprocessor communication bus, all write transactions in said register file, the method comprising the steps of: receiving an operand to be written to said register file; selecting one of said plurality of registers in said register file; and providing to said register file and via said coprocessor communication bus: said operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers.
Claim 3
Independent Claim
111 words
A method for a first processor to monitor, via a coprocessor communication bus, all write transactions to a register file, comprising a plurality of registers, in a second processor, the method comprising the steps of: receiving from said second processor, via said coprocessor communication bus: an operand to be written to said register file; a first control signal indicating a selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and performing a predetermined operation in response to receiving said operand, said first control signal, and said second control signal.
Claim 4
Independent Claim
111 words
A method for a first processor to monitor, via a coprocessor communication bus, all write transactions to a register file, comprising a plurality of registers, in a second processor, the method comprising the steps of: receiving from said second processor, via said coprocessor communication bus: an operand to be written to said register file; a first control signal indicating a selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and performing a predetermined operation in response to receiving said operand, said first control signal, and said second control signal.
Claim 5
Independent Claim
205 words
A method for a first processor, having a register file comprising a plurality of registers, to broadcast, via a coprocessor communication bus, all write transactions in said register file for monitoring by a second processor, the method comprising the steps of: in said first processor: receiving an operand to be written to said register file; selecting one of said plurality of registers in said register file; and providing to said register file and via said coprocessor communication bus: said operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and in said second processor: receiving from said first processor, via said coprocessor communication bus: an operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and performing a predetermined operation in response to receiving said operand, said first control signal, and said second control signal.
Claim 6
Independent Claim
205 words
A method for a first processor, having a register file comprising a plurality of registers, to broadcast, via a coprocessor communication bus, all write transactions in said register file for monitoring by a second processor, the method comprising the steps of: in said first processor: receiving an operand to be written to said register file; selecting one of said plurality of registers in said register file; and providing to said register file and via said coprocessor communication bus: said operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and in said second processor: receiving from said first processor, via said coprocessor communication bus: an operand to be written to said register file; a first control signal indicating said selected one of said plurality of registers in said register file; and a second control signal requesting that said operand be written to said selected one of said plurality of registers; and performing a predetermined operation in response to receiving said operand, said first control signal, and said second control signal.
Claim 7
Dependent Claim
197 words
A processor, comprising: a plurality of registers; circuitry for performing a write operation to a one of the plurality of registers; conductors for providing an operand for the write operation to said one of the plurality of registers; and a port for communicating with a coprocessor communication bus, said port comprising: at least one first coprocessor communication bus signal terminal for providing at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one second coprocessor communication bus signal terminal for providing at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one third coprocessor communication bus signal terminal for providing at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation.
Claim 8
Dependent Claim
197 words
A processor, comprising: a plurality of registers; circuitry for performing a write operation to a one of the plurality of registers; conductors for providing an operand for the write operation to said one of the plurality of registers; and a port for communicating with a coprocessor communication bus, said port comprising: at least one first coprocessor communication bus signal terminal for providing at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one second coprocessor communication bus signal terminal for providing at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one third coprocessor communication bus signal terminal for providing at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation.
Claim 9
Dependent Claim
389 words
A data processing system, having a processor and a coprocessor coupled by way of a coprocessor communication bus, wherein said processor comprises: a plurality of registers; circuitry for performing a write operation to a one of the plurality of registers; conductors for providing an operand for the write operation to said one of the plurality of registers; and a processor port for communicating with said coprocessor by way of said coprocessor communication bus, said processor port comprising: at least one first coprocessor communication bus signal terminal for providing at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one second coprocessor communication bus signal terminal for providing at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one third coprocessor communication bus signal terminal for providing at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation; and wherein said coprocessor comprises: a coprocessor port for communicating with said coprocessor communication bus, said coprocessor port comprising: at least one fourth coprocessor communication bus signal terminal for receiving said at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one fifth coprocessor communication bus signal terminal for receiving at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one sixth coprocessor communication bus signal terminal for receiving at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation.
Claim 10
Dependent Claim
389 words
A data processing system, having a processor and a coprocessor coupled by way of a coprocessor communication bus, wherein said processor comprises: a plurality of registers; circuitry for performing a write operation to a one of the plurality of registers; conductors for providing an operand for the write operation to said one of the plurality of registers; and a processor port for communicating with said coprocessor by way of said coprocessor communication bus, said processor port comprising: at least one first coprocessor communication bus signal terminal for providing at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one second coprocessor communication bus signal terminal for providing at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one third coprocessor communication bus signal terminal for providing at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation; and wherein said coprocessor comprises: a coprocessor port for communicating with said coprocessor communication bus, said coprocessor port comprising: at least one fourth coprocessor communication bus signal terminal for receiving said at least one first coprocessor communication bus signal generated by said processor, said at least one first coprocessor communication bus signal indicating which one of the plurality of registers is being written during said write operation; at least one fifth coprocessor communication bus signal terminal for receiving at least one second coprocessor communication bus signal generated by said processor, said at least one second coprocessor communication bus signal indicating an occurrence of said write operation to said one of the plurality of registers; and at least one sixth coprocessor communication bus signal terminal for receiving at least one third coprocessor communication bus signal generated by said processor, said at least one third coprocessor communication bus signal providing said operand that is being written to said one of the plurality of registers during said write operation.
References Cited (Backward Citations)
US4270167A
Cited
US4547849A
Cited
US4509116A
Cited
US4715013A
Cited
US4729094A
Cited
US4731736A
Cited
US5001624A
Cited
US4991078A
Cited
US5317720A
Cited
US5305446A
Cited
US5826101A
Cited
US5577250A
Cited
US5826096A
Cited
US5603047A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-11-08 | 2003-05-10 | 2003-11-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-11-08 | 2007-05-10 | 2007-11-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-11-08 | 2011-05-10 | 2011-11-09 | $7700.00 | Window Closed / Lapsed |