US5969986A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High-bandwidth read and write architectures for non-volatile memories
Assignee: INNOVATIVE MEMORY SYSTEMS Inc
•
Filing: 1998-06-23
•
Granted: 1999-10-19
•
Expires: 2018-06-23
Abstract
Abstract A memory architecture for a non-volatile analog or multiple-bits-per-cell memory includes multiple separate memory arrays and multiple read/write pipelines. The multiple read/write pipelines share a read circuit and/or a write circuit to reduce the circuit area of each pipeline and the circuit area of the memory as a whole. In one embodiment, a shared write circuit generates a programming voltage that changes with an input signal representing values to be written to the memory. Each pipeline includes a sample-and-hold circuit that samples the programming voltage when the pipeline begins a write operation. The write circuit can additionally generate a verify voltage that a second sample-and-hold circuit in each pipeline samples when starting a write operation. In another embodiment, a shared read circuit generates a read signal that ramps across the range of permitted threshold voltages for the memory cells, and a sense amplifier in each pipeline clocks a sample-and-hold circuit or another temporary storage circuit when the sense amplifier senses a transition in conductivity of a selected memory cell. When clocked, the sample-and-hold circuit or other temporary storage circuit registers a signal that corresponds to the read signal and indicates a data value associated with the voltage of the read signal. In alternative embodiments, the signal registered is the read signal, a converted form of the read signal, or a multi-bit digital signal.
Inventors
- 👤 Sau C. Wong
- 👤 Hock C. So
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 09:11
CPC Classifications
G; G11; G11C; G11C16/00; G11C16/02; G11C16/06; G11C16/26; G11C11/00; G11C11/56; G11C11/5621; G11C11/5628; G11C11/5642; G11C16/10; G11C27/00; G11C27/005; G11C27/02; G11C27/024; G11C27/026; G11C7/00; G11C7/10; G11C7/1015; G11C7/1039; G11C16/32
Claims Analysis
Total Claims: 27
Claim 1
Independent Claim
123 words
A memory comprising: a plurality of pipelines, wherein each pipeline comprises: an array of non-volatile memory cells; a first sample-and-hold circuit; a selection circuit that during a write operation selects as a row line voltage, from a set of voltages including a first voltage from the first sample-and-hold circuit; a row decoder coupled to the array and the selection circuit, wherein the row decoder selects a row line and applies the row line voltage from the selection circuit to the selected row line; and a voltage generator that generates a first write signal having a voltage that depends on a data signal input to the voltage generator, wherein each first sample-and-hold circuit in the pipelines is coupled to sample the first write signal.
Claim 2
Dependent Claim
123 words
A memory comprising: a plurality of pipelines, wherein each pipeline comprises: an array of non-volatile memory cells; a first sample-and-hold circuit; a selection circuit that during a write operation selects as a row line voltage, from a set of voltages including a first voltage from the first sample-and-hold circuit; a row decoder coupled to the array and the selection circuit, wherein the row decoder selects a row line and applies the row line voltage from the selection circuit to the selected row line; and a voltage generator that generates a first write signal having a voltage that depends on a data signal input to the voltage generator, wherein each first sample-and-hold circuit in the pipelines is coupled to sample the first write signal.
Claim 3
Dependent Claim
34 words
The memory of claim 1, further comprising a timing circuit coupled to the first sample-and-hold circuits in the pipelines, wherein the timing circuit controls when each first sample-and-hold circuit samples the first write signal.
Claim 4
Dependent Claim
39 words
The memory of claim 2, wherein the pipelines have a sequential order, and the timing circuit sequential causes first sample-and-hold circuits to sample the first write signal in a sequential order according to the pipeline containing the sample-and-hold circuits.
Claim 5
Dependent Claim
57 words
The memory of claim 1, wherein: the voltage generator generates a second write signal; each pipeline further comprises a second sample-and-hold circuit coupled to sample the second write signal; and during the write operation, the set of voltage from which the selection circuit selects the row line voltage includes a second voltage from the second sample-and-hold circuit.
Claim 6
Dependent Claim
47 words
The memory of claim 4, further comprising a timing circuit coupled to the first and second sample-and-hold circuits in the pipeline, wherein the timing circuit controls when each first sample-and-hold circuit samples the first write signal and when each second sample-and-hold circuit samples the second write signal.
Claim 7
Dependent Claim
43 words
The memory of claim 5, wherein the pipelines have a sequential order, and the timing circuit sequential causes first and second sample-and-hold circuits to sample the first and second write signals in a sequential order according to the pipeline containing the sample-and-hold circuits.
Claim 8
Dependent Claim
56 words
The memory of claim 4, wherein: the first voltage is applied to the selected row line to change a threshold voltage in a selected memory coupled to the selected row line; and the second voltage is applied to the selected row line to test whether the threshold voltage in the selected memory has reached a target.
Claim 9
Dependent Claim
14 words
The memory of claim 1, wherein each memory cell stores a multi-bit digital value.
Claim 10
Dependent Claim
31 words
The memory of claim 8, wherein the data signal input to the voltage generator is a multi-bit digital signal indicating a value to be written in one of the memory cells.
Claim 11
Dependent Claim
13 words
The memory of claim 1, wherein each memory cell stores an analog value.
Claim 12
Dependent Claim
30 words
The memory of claim 10, wherein the data signal input to the voltage generator is an analog signal indicating a value to be written in one of the memory cells.
Claim 13
Dependent Claim
64 words
The memory of claim 1, further comprising a voltage ramp circuit coupled to apply to the select circuits in the pipelines a read signal having a voltage that moves across a voltage range, wherein during a read operation in a pipeline, the select circuit in the pipeline selects the read signal, and the row decoder applies the read signal to the selected row line.
Claim 14
Dependent Claim
73 words
The memory of claim 12, wherein: the voltage ramp circuit is coupled to the first sample-and-hold circuit in each pipeline; each pipeline further comprises a sense amplifier coupled to the array and to the first sample-and-hold circuit; and during a read operation in a pipeline, the sense amplifier in the pipeline causes the first sample-and-hold circuit to sample the read signal upon sensing a transition in conductivity of a memory cell being read.
Claim 15
Dependent Claim
23 words
The memory of claim 13, further comprising a timing circuit which starts read operations in at least some of the pipelines in parallel.
Claim 16
Dependent Claim
18 words
The memory of claim 13, further comprising a timing circuit which sequentially starts read operations in the pipelines.
Claim 17
Dependent Claim
153 words
A memory comprising: a plurality of pipelines, wherein each pipeline comprises: an array of non-volatile memory cells; a row decoder coupled to row lines in the array; a column decoder coupled to column lines in the array; a first sample-and-hold circuit; and a sense amplifier that during a read operation is coupled through the column decoder to a select row line on which a selected memory cell resides, and coupled to a clock terminal of the first sample-and-hold circuit; and a voltage ramp circuit that during the read operation is coupled to apply to the row decoders in the pipelines a read signal having a voltage that moves across a voltage range, wherein during the read operation, the row decoder applies the read signal to the selected row line, and the sense amplifier clocks the first sample and hold circuit in response to sensing a transition in conductivity of the selected memory cell.
Claim 18
Dependent Claim
153 words
A memory comprising: a plurality of pipelines, wherein each pipeline comprises: an array of non-volatile memory cells; a row decoder coupled to row lines in the array; a column decoder coupled to column lines in the array; a first sample-and-hold circuit; and a sense amplifier that during a read operation is coupled through the column decoder to a select row line on which a selected memory cell resides, and coupled to a clock terminal of the first sample-and-hold circuit; and a voltage ramp circuit that during the read operation is coupled to apply to the row decoders in the pipelines a read signal having a voltage that moves across a voltage range, wherein during the read operation, the row decoder applies the read signal to the selected row line, and the sense amplifier clocks the first sample and hold circuit in response to sensing a transition in conductivity of the selected memory cell.
Claim 19
Dependent Claim
48 words
The memory of claim 16, wherein during the read operation, the voltage ramp circuit is coupled to apply the read signal to an input terminal of the sample-and-hold circuit so that when the sense amplifier clocks the first sample-and-hold circuit, the first sample-and-hold circuit samples the read signal.
Claim 20
Dependent Claim
14 words
The memory of claim 17, wherein each memory cell stores a multi-bit digital value.
Claim 21
Dependent Claim
24 words
The memory of claim 18, further comprising an analog-to-digital converter coupled convert an analog signal from the sample-and-hold circuits to a multi-bit digital signal.
Claim 22
Dependent Claim
23 words
The memory of claim 16, further comprising a timing circuit which starts read operations in at least some of the pipelines in parallel.
Claim 23
Dependent Claim
18 words
The memory of claim 16, further comprising a timing circuit which sequentially starts read operations in the pipelines.
Claim 24
Dependent Claim
14 words
The memory of claim 16, wherein each memory cell stores a multi-bit digital value.
Claim 25
Dependent Claim
13 words
The memory of claim 16, wherein each memory cell stores an analog value.
Claim 26
Dependent Claim
67 words
The memory of claim 16, wherein each pipeline further comprises: a second sample-and-hold circuit; a multiplexer having input terminals coupled to output terminals of the first and second sample-and-hold circuits; and a selection circuit coupled to select whether the sense amplifier clocks the first sample-and-hold circuit or the second sample-and-hold circuit samples when the sense amplifier senses a transition in the conductivity of the selected memory cell.
Claim 27
Dependent Claim
59 words
The memory of claim 24, wherein: the multiplexer provides an output signal from the first sample-and-hold circuit when the selection circuit selects that the sense amplifier clocks the second sample-and-hold circuit samples; and the multiplexer provides an output signal from the second sample-and-hold circuit when the selection circuit selects that the sense amplifier clocks the first sample-and-hold circuit samples.
References Cited (Backward Citations)
US4054864A
Cited
US4057788A
Cited
US4200841A
Cited
US4181980A
Cited
US4318188A
Cited
US4627027A
Cited
US4809223A
Cited
US4852063A
Cited
US5168465A
Cited
US4890259A
Cited
US4989179A
Cited
US5055897A
Cited
US5262984A
Cited
US4935702A
Cited
US5163021A
Cited
US5172338A
Cited
US5172338B1
Cited
US5028810A
Cited
US5239500A
Cited
US5126967A
Cited
US5241494A
Cited
US5164915A
Cited
US5220531A
Cited
US5243239A
Cited
US5394362A
Cited
US5218569A
Cited
US5272669A
Cited
US5294819A
Cited
US5339270A
Cited
US5430670A
Cited
US5815425A
Cited
US5680341A
Cited
US5748533A
Cited
US5847991A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-10-18 | 2003-04-19 | 2003-10-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-10-18 | 2007-04-19 | 2007-10-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-10-18 | 2011-04-19 | 2011-10-19 | $7700.00 | Window Closed / Lapsed |