← Back to Patent Explorer
US5969425A Expired / Lapsed US ⏱️ 0.0 years remaining

Borderless vias with CVD barrier layer

Assignee: GlobalFoundries Inc
•
Filing: 1997-09-05
•
Granted: 1999-10-19
•
Expires: 2017-09-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Borderless vias are filled by initially depositing a thin, conformal layer of titanium nitride by chemical vapor deposition to cover an undercut, etched side surface of a lower metal feature. A metal, such as tungsten, is subsequently deposited to fill the borderless via. Embodiments include thermal decomposition of an organic-titanium compound, such as tetrakis-dimethylamino titanium, and treating the deposited titanium nitride in an H 2 /N 2 plasma to lower its resistivity.

Inventors

  • 👤 Robert C. Chen
  • 👤 David C. Greenlaw
  • 👤 John A. Iacoponi

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-06 02:37
CPC Classifications
H; H10; H10W; H10W20/00; H10W20/01; H10W20/031; H10W20/032; H10W20/052; H10W20/0523; H10W20/033; H10W20/038; H10W20/039; H10W20/056; H10W20/40; H10W20/41; H10W20/42

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 150 words
A semiconductor device comprising: a first dielectric layer formed on a substrate; a first patterned metal layer having gaps formed on the first dielectric layer, wherein the first patterned metal layer comprises a first metal feature with an upper surface and side surfaces; a second dielectric layer formed on the first patterned metal layer; a through-hole having an internal surface formed in the second dielectric layer exposing a portion of the upper surface and a portion of a side surface of the first metal feature, wherein the exposed side surface has an undercut concave portion formed by etching the through-hole; a layer of chemical vapor deposited barrier material lining the internal surface of the through-hole, the exposed portion of the upper surface and undercut concave portion of the side surface of the first metal feature; and conductive material in the lined opening filling the through-hole and forming a borderless via.
Claim 2
Dependent Claim 150 words
A semiconductor device comprising: a first dielectric layer formed on a substrate; a first patterned metal layer having gaps formed on the first dielectric layer, wherein the first patterned metal layer comprises a first metal feature with an upper surface and side surfaces; a second dielectric layer formed on the first patterned metal layer; a through-hole having an internal surface formed in the second dielectric layer exposing a portion of the upper surface and a portion of a side surface of the first metal feature, wherein the exposed side surface has an undercut concave portion formed by etching the through-hole; a layer of chemical vapor deposited barrier material lining the internal surface of the through-hole, the exposed portion of the upper surface and undercut concave portion of the side surface of the first metal feature; and conductive material in the lined opening filling the through-hole and forming a borderless via.
Claim 3
Dependent Claim 17 words
The semiconductor device according to claim 1, wherein the chemical vapor deposited barrier material comprises titanium nitride.
Claim 4
Dependent Claim 22 words
The semiconductor device according to claim 2, wherein the chemical vapor deposited titanium nitride has a microstructure comprising amorphous and crystalline regions.
Claim 5
Dependent Claim 16 words
The semiconductor device according to claim 2, wherein the conductive material in the opening comprises tungsten.
Claim 6
Dependent Claim 16 words
The semiconductor device according to claim 2, wherein the gaps are filled with a dielectric material.
Claim 7
Dependent Claim 22 words
The semiconductor device according to claim 2, wherein the titanium nitride barrier layer is deposited by decomposing an organic compound comprising titanium.
Claim 8
Dependent Claim 21 words
The semiconductor device according to claim 2, wherein the metal feature is a metal line and the gaps comprise interwiring spacings.
Claim 9
Dependent Claim 19 words
The semiconductor device according to claim 3, wherein the microstructure is characterized by an amorphous matrix containing crystalline regions.
Claim 10
Dependent Claim 36 words
The semiconductor device according to claim 3, wherein the patterned metal layer has a composite structure comprising: a bottom metal layer; an intermediate metal layer containing aluminum or an aluminum alloy; and an upper anti-reflective coating.
Claim 11
Dependent Claim 41 words
The semiconductor device according to claim 3, further comprising a second patterned metal layer on the second dielectric layer, wherein the second patterned metal layer comprises a second metal feature electrically connected to the first metal feature through the borderless via.
Claim 12
Dependent Claim 23 words
The semiconductor device according to claim 9, wherein the bottom metal layer comprises titanium or tungsten; and the anti-reflective coating comprises titanium-titanium nitride.
Claim 13
Dependent Claim 19 words
The semiconductor device according to claim 9, wherein the undercut concave portion extends under, without including, the anti-reflective coating.
Claim 14
Dependent Claim 14 words
The semiconductor device according to claim 6, wherein the organic compound is tetrakis-dimethylamino titanium.
Claim 15
Dependent Claim 34 words
The semiconductor device according to claim 13; wherein the titanium nitride barrier layer has a carbon content less than about 4% to 5% by weight and a resistivity less than about 250 micro ohm-cm.
Claim 16
Dependent Claim 24 words
The semiconductor device according to claim 14, wherein the titanium nitride barrier layer has a thickness of about 50 Å to about 250 Å.

References Cited (Backward Citations)

US5202579A Cited
JPH0823028A Cited
US5619071A Cited
US5619072A Cited
GB2306777A Cited
US5808364A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-10-18 2003-04-19 2003-10-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-10-18 2007-04-19 2007-10-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-10-18 2011-04-19 2011-10-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag