US5940856A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Cache intervention from only one of many cache lines sharing an unmodified value
Assignee: International Business Machines Corp
•
Filing: 1997-04-14
•
Granted: 1999-08-17
•
Expires: 2017-04-14
Abstract
Abstract A method of improving memory latency associated with a read-type operation in a multiprocessor computer system is disclosed. After a value (data or instruction) is loaded from system memory into at least two caches, the caches are marked as containing shared, unmodified copies of the value and, when a requesting processing unit issues a message indicating that it desires to read the value, a given one of the caches transmits a response indicating that the given cache can source the value. The response is transmitted in response to the cache snooping the message from an interconnect which is connected to the requesting processing unit. The response is detected by system logic and forwarded from the system logic to the requesting processing unit. The cache then sources the value to an interconnect which is connected to the requesting processing unit. The system memory detects the message and would normally source the value, but the response informs the memory device that the value is to be sourced by the cache instead. Since the cache latency can be much less than the memory latency, the read performance can be substantially improved with this new protocol.
Inventors
- 👤 Ravi Kumar Arimilli
- 👤 John Steven Dodson
- 👤 John Michael Kaiser
- 👤 Jerry Don Lewis
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 15:19
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0806; G06F12/0815; G06F12/0831; G06F15/00; G06F15/16; G06F15/163
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
135 words
A method of improving memory latency associated with a read-type operation issued by a requesting processing unit in a multiprocessor computer system, the computer system including a plurality of processing units each having an associated cache, comprising the steps of: loading a value from an address of a memory device into at least first and second caches; marking the first and second caches as containing shared, unmodified copies of the value; issuing a message from a requesting processing unit indicating that the requesting processing unit desires to read the value from the address of the memory device; and transmitting a response from a given one of the first and second caches indicating that the given cache contains a shared, unmodified copy of the value and is the only cache entitled to directly source the value.
Claim 2
Independent Claim
135 words
A method of improving memory latency associated with a read-type operation issued by a requesting processing unit in a multiprocessor computer system, the computer system including a plurality of processing units each having an associated cache, comprising the steps of: loading a value from an address of a memory device into at least first and second caches; marking the first and second caches as containing shared, unmodified copies of the value; issuing a message from a requesting processing unit indicating that the requesting processing unit desires to read the value from the address of the memory device; and transmitting a response from a given one of the first and second caches indicating that the given cache contains a shared, unmodified copy of the value and is the only cache entitled to directly source the value.
Claim 3
Dependent Claim
31 words
The method of claim 1 wherein the response is detected by system logic and further comprising the step of forwarding the response from the system logic to the requesting processing unit.
Claim 4
Dependent Claim
27 words
The method of claim 1 further comprising the step of the given cache sourcing the value to an interconnect which is connected to the requesting processing unit.
Claim 5
Dependent Claim
19 words
The method of claim 1 wherein the given cache is selected from among the first and second caches arbitrarily.
Claim 6
Dependent Claim
34 words
The method of claim 1 wherein the response is transmitted in response to the further step of the given cache snooping the message from an interconnect which is connected to the requesting processing unit.
Claim 7
Dependent Claim
17 words
The method of claim 1 further comprising the step of tagging the message with a request identifier.
Claim 8
Dependent Claim
30 words
The method of claim 1 wherein: the memory device detects the message; and the response informs the memory device that the value is to be sourced by the given cache.
Claim 9
Dependent Claim
55 words
The method of claim 1 wherein: at least one other cache besides the given cache transmits another response; a first priority value is associated with the response from the given cache; and a second priority value is associated with the other response, the second priority value indicating a lower priority than the first priority value.
Claim 10
Dependent Claim
38 words
The method of claim 6 further comprising the step of the given cache sourcing the value as a reply to an interconnect which is connected to the requesting processing unit, the reply being tagged with the request identifier.
Claim 11
Dependent Claim
126 words
A computer system comprising: a memory device; an interconnect connected to said memory device; a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, a given one of said caches further having means for indicating when said given cache contains a shared, unmodified copy of a value loaded from said memory device which value has also been contained as a shared, unmodified copy in at least one other of said caches; and means for transmitting a response from said given cache indicating that said given cache contains a shared, unmodified copy of the value and is the only cache entitled to directly source the value to a processing unit requesting to read the value.
Claim 12
Dependent Claim
126 words
A computer system comprising: a memory device; an interconnect connected to said memory device; a plurality of processing units connected to said interconnect, each processing unit having a cache for storing values from said memory device, a given one of said caches further having means for indicating when said given cache contains a shared, unmodified copy of a value loaded from said memory device which value has also been contained as a shared, unmodified copy in at least one other of said caches; and means for transmitting a response from said given cache indicating that said given cache contains a shared, unmodified copy of the value and is the only cache entitled to directly source the value to a processing unit requesting to read the value.
Claim 13
Dependent Claim
37 words
The computer system of claim 10 further comprising a system control point unit connected to said interconnect, said system control point unit having means for detecting said response and forwarding said response to said requesting processing unit.
Claim 14
Dependent Claim
22 words
The computer system of claim 10 further comprising means for sourcing the value from said given cache to said requesting processing unit.
Claim 15
Dependent Claim
27 words
The computer system of claim 10 further comprising means for arbitrarily selecting said given cache from among the caches containing the shared, unmodified copies of the value.
Claim 16
Dependent Claim
24 words
The computer system of claim 10 wherein each said cache includes means for snooping said interconnect for a message from said requesting processing unit.
Claim 17
Dependent Claim
17 words
The computer system of claim 10 further comprising means for determining a priority associated with said response.
Claim 18
Dependent Claim
17 words
The computer system of claim 14 further comprising means for tagging said message with a request identifier.
Claim 19
Dependent Claim
33 words
The computer system of claim 14 wherein said memory device detects said message, and further comprising means for informing said memory device that the value is to be sourced by said given cache.
Claim 20
Dependent Claim
44 words
The computer system of claim 16 further comprising means for sourcing the value as a reply, said reply being tagged with said request identifier and an additional signal that the value is being sourced from a cache and not from the said memory device.
References Cited (Backward Citations)
US5317716A
Cited
US5297269A
Cited
US5210845A
Cited
US5404489A
Cited
US5319766A
Cited
US5553266A
Cited
US5555382A
Cited
US5528764A
Cited
US5671391A
Cited
US5559987A
Cited
US5713004A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-08-16 | 2003-02-15 | 2003-08-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-08-16 | 2007-02-15 | 2007-08-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-08-16 | 2011-02-15 | 2011-08-17 | $7700.00 | Window Closed / Lapsed |