Patent US5927993A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5927993A Expired / Lapsed US ⏱️ 0.0 years remaining

Backside processing method

Assignee: NXP USA Inc
•
Filing: 1992-02-03
•
Granted: 1999-07-27
•
Expires: 2012-02-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method useful in the backside processing of semiconductor wafers includes providing a semiconductor wafer having a first surface that has been substantially processed. The processed first surface of the semiconductor wafer is bonded to a handle wafer. Once bonded to the handle wafer, backside processing may be performed on the wafer. Following backside processing, the wafer is sawn while still bonded to the handle wafer. The individual dice are then removed from the handle wafer. This process involves fewer handling steps of the semiconductor wafer and the handle wafer provides support to the semiconductor wafer during backside processing thereby reducing opportunities for breakage.

Inventors

  • 👤 Israel A. Lesk
  • 👤 Robert B. Davies
  • 👤 Robert E. Rutter
  • 👤 Lowell E. Clark

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 18:27
CPC Classifications
H; H10; H10P; H10P54/00

Claims Analysis

Total Claims: 12
Claim 1
Independent Claim 78 words
A method useful in the backside processing of semiconductor wafers comprising the steps of: providing a semiconductor wafer having a first surface being substantially processed and a second surface; forming means for providing dimensional reference to said processed first surface from said second surface; bonding said first surface of said semiconductor wafer to support means; performing at least one processing step on said second surface of said semiconductor wafer; and removing said semiconductor wafer from said support means.
Claim 2
Independent Claim 78 words
A method useful in the backside processing of semiconductor wafers comprising the steps of: providing a semiconductor wafer having a first surface being substantially processed and a second surface; forming means for providing dimensional reference to said processed first surface from said second surface; bonding said first surface of said semiconductor wafer to support means; performing at least one processing step on said second surface of said semiconductor wafer; and removing said semiconductor wafer from said support means.
Claim 3
Dependent Claim 36 words
The method of claim 1 wherein the bonding step includes bonding the first surface of the semiconductor wafer to support means with at least one of polyimide, photoresist, spin-on glass, wax, phosphosilicate glass and borophosphosilicate glass.
Claim 4
Dependent Claim 49 words
The method of claim 1 wherein the performing step includes performing at least one of thinning the semiconductor wafer, masking the second surface of said semiconductor wafer, implanting impurities into said semiconductor wafer, activating implanted impurities and forming conductive contact material on said second surface of said semiconductor wafer.
Claim 5
Dependent Claim 17 words
The method of claim 1 wherein the forming means step includes forming flats or laser formed holes.
Claim 6
Dependent Claim 19 words
The method of claim 4 further including the step of dicing the semiconductor wafer prior to the removing step.
Claim 7
Dependent Claim 26 words
The method of claim 5 wherein the removing step includes placing the semiconductor wafer and support means in holding means to keep individual dice in place.
Claim 8
Dependent Claim 22 words
The method of claim 1 wherein the removing step includes removing the semiconductor wafer from support means in an agitated chemical bath.
Claim 9
Independent Claim 106 words
A method of thinning and dicing a semiconductor wafer comprising the steps of: providing a semiconductor wafer having a first surface being substantially processed and a second surface; forming flats on said semiconductor wafer to provide dimensional reference to said processed first surface from said second surface; bonding said first surface of said semiconductor wafer to a handle wafer with a photoresist material; thinning said semiconductor wafer from said second surface; forming a metal contact on said second surface of said semiconductor wafer; dicing said semiconductor wafer while bonded to said handle wafer to form individual dice; and removing said individual dice from said handle wafer.
Claim 10
Independent Claim 106 words
A method of thinning and dicing a semiconductor wafer comprising the steps of: providing a semiconductor wafer having a first surface being substantially processed and a second surface; forming flats on said semiconductor wafer to provide dimensional reference to said processed first surface from said second surface; bonding said first surface of said semiconductor wafer to a handle wafer with a photoresist material; thinning said semiconductor wafer from said second surface; forming a metal contact on said second surface of said semiconductor wafer; dicing said semiconductor wafer while bonded to said handle wafer to form individual dice; and removing said individual dice from said handle wafer.
Claim 11
Dependent Claim 22 words
The method of claim 8 further including the step of applying holding means to the individual dice prior to the removing step.
Claim 12
Dependent Claim 23 words
The method of claim 8 wherein the removing step includes removing the individual dice from the handle wafer in an agitated chemical bath.

References Cited (Backward Citations)

US4946716A Cited
US5165283A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-07-26 2003-01-25 2003-07-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-07-26 2007-01-25 2007-07-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-07-26 2011-01-25 2011-07-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag