← Back to Patent Explorer
US5926029A Expired / Lapsed US ⏱️ 0.0 years remaining

Ultra fine probe contacts

Assignee: International Business Machines Corp
•
Filing: 1997-05-27
•
Granted: 1999-07-20
•
Expires: 2017-05-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract This discloses a probe structure which does not rely on cantilevered wire and which has improved and controlled contact pressure between the probe tip contacts and the I/O pads on a semiconductor chip and which comprises a plurality of conductive contact electrodes, electrically coupled to respective leads, formed on a film stretched across a respective plurality of through holes established in a substrate. The through holes and the contact electrodes are aligned with one another and both positionally match selected I/O pads existing on a semiconductor chip to be probed. Also disclosed is a probe utilizing means connected to each one of the holes to control the pressure in the holes and between the probes and any contact on a device in contact with the probe.

Inventors

  • 👤 Thomas G. Ference
  • 👤 Wayne J. Howell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 01:12
CPC Classifications
G; G01; G01R; G01R1/00; G01R1/02; G01R1/06; G01R1/067; G01R1/073; G01R1/07307; G01R1/0735

Claims Analysis

Total Claims: 16
Claim 1
Independent Claim 101 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second substantially major surfaces; a plurality of through holes formed in said substrate extending through said substrate from said first major surface to said second major surface; a flexible insulating film covering said first major surface of said substrate and spanning said holes; and a plurality of conductive means disposed on said flexible, insulating film, each of said conductive means having a first end extending over a respective one of said through holes and carrying a contact electrode positionally aligned with a respective pad on a semi-conductor chip.
Claim 2
Dependent Claim 101 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second substantially major surfaces; a plurality of through holes formed in said substrate extending through said substrate from said first major surface to said second major surface; a flexible insulating film covering said first major surface of said substrate and spanning said holes; and a plurality of conductive means disposed on said flexible, insulating film, each of said conductive means having a first end extending over a respective one of said through holes and carrying a contact electrode positionally aligned with a respective pad on a semi-conductor chip.
Claim 3
Dependent Claim 26 words
The probe structure of claim 1 wherein; there is further provided a rigid insulating layer on said first major surface and beneath said flexible insulating film.
Claim 4
Dependent Claim 19 words
The probe structure of claim 2 wherein; there is further provided, a metallic layer on said rigid insulating layer.
Claim 5
Dependent Claim 28 words
The probe structure of claim 3 wherein; said flexible insulating film is selected from the class of materials consisting of PBDA-PDA and PMDA-ODA polymers, polyimide-silicone, polyurethane, and sylgard.
Claim 6
Dependent Claim 16 words
The probe structure of claim 4 wherein; said rigid insulating layer is formed of silicon nitride.
Claim 7
Dependent Claim 18 words
The probe structure of claim 5 wherein; there is further provided conductive leads on said flexible insulating film.
Claim 8
Dependent Claim 185 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second major surfaces, each of said major surfaces lying in separated and substantially parallel respective planes; a plurality of through holes in said substrate extending between said first and second major surfaces; a flexible, compliant, insulating membrane of substantially uniform thickness formed on said first major surface and spanning across said through holes; a plurality of conductive elements formed on said flexible, compliant, insulating, membrane; each of said conductive elements having a proximal end and a distal end; said proximal end of each respective one of said conductive elements being aligned with and positioned over a respective one of said through holes, and carrying a probe tip contact positionally matched with a respective I/O pad on a semi-conductor chip to be probed; said distal end of each respective one of said conductive elements being connected to a test connection point; and means for connecting each of said through holes to respective vacuum/pressure means for controlling the position of said probe tip contacts with respect to the plane of said first major surface.
Claim 9
Dependent Claim 185 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second major surfaces, each of said major surfaces lying in separated and substantially parallel respective planes; a plurality of through holes in said substrate extending between said first and second major surfaces; a flexible, compliant, insulating membrane of substantially uniform thickness formed on said first major surface and spanning across said through holes; a plurality of conductive elements formed on said flexible, compliant, insulating, membrane; each of said conductive elements having a proximal end and a distal end; said proximal end of each respective one of said conductive elements being aligned with and positioned over a respective one of said through holes, and carrying a probe tip contact positionally matched with a respective I/O pad on a semi-conductor chip to be probed; said distal end of each respective one of said conductive elements being connected to a test connection point; and means for connecting each of said through holes to respective vacuum/pressure means for controlling the position of said probe tip contacts with respect to the plane of said first major surface.
Claim 10
Dependent Claim 30 words
The probe structure of claim 7 wherein; said conductive elements are formed of a metal selected from the class consisting of chrome-copper-chrome, titanium-tungsten-copper, titanium, titanium alloys, aluminum or aluminum alloys.
Claim 11
Dependent Claim 164 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second major surfaces, each of said major surfaces lying in separated and substantially parallel respective planes; an electrical circuit formed on one of said major surfaces; a plurality of through holes in said substrate extending between said first and second major surfaces; a flexible, compliant, insulating membrane of substantially uniform thickness formed on said first major surface and spanning across said through holes; and a plurality of conductive elements formed on said flexible, compliant, insulating membrane; each of said conductive elements having a proximal end and a distal end; said proximal end of each respective one of said conductive elements being aligned with and positioned over a respective one of said through holes, and carrying a probe tip contact positionally matched with a respective I/O pad on a semi-conductor chip to be probed and said distal end of each respective one of said conductive elements being connected to said electrical circuit.
Claim 12
Dependent Claim 164 words
A probe structure for testing semi-conductor chips, comprising: a substrate having first and second major surfaces, each of said major surfaces lying in separated and substantially parallel respective planes; an electrical circuit formed on one of said major surfaces; a plurality of through holes in said substrate extending between said first and second major surfaces; a flexible, compliant, insulating membrane of substantially uniform thickness formed on said first major surface and spanning across said through holes; and a plurality of conductive elements formed on said flexible, compliant, insulating membrane; each of said conductive elements having a proximal end and a distal end; said proximal end of each respective one of said conductive elements being aligned with and positioned over a respective one of said through holes, and carrying a probe tip contact positionally matched with a respective I/O pad on a semi-conductor chip to be probed and said distal end of each respective one of said conductive elements being connected to said electrical circuit.
Claim 13
Independent Claim 211 words
A method of forming a probe comprising the steps of: selecting a substrate having first and second surfaces; forming a first substantially uniform, flexible film on said first surface by applying a high viscosity, liquid insulating material on said first surface; forming a second substantially uniform, flexible film on said second surface by applying a high viscosity, liquid insulating material on said second surface; forming a plurality of openings in said second uniform, flexible film on said second surface; etching a plurality of holes in said substrate through said openings in said second uniform, flexible film on said second surface, said holes extending from said first surface of said substrate to said second uniform, flexible film on said second surface of the substrate; forming a conductive layer on said second uniform, flexible film; forming a configuration of leads in said conductive layer, each of said leads having a proximal end and a distal end, the proximal end of each respective one of said leads being positioned over a respective hole in said substrate and the distal end of each respective one of said leads being positioned adjacent said holes; and forming a metal electrode over each one of each respective proximal ends by depositing a highly conductive, easily formed material thereon.
Claim 14
Independent Claim 211 words
A method of forming a probe comprising the steps of: selecting a substrate having first and second surfaces; forming a first substantially uniform, flexible film on said first surface by applying a high viscosity, liquid insulating material on said first surface; forming a second substantially uniform, flexible film on said second surface by applying a high viscosity, liquid insulating material on said second surface; forming a plurality of openings in said second uniform, flexible film on said second surface; etching a plurality of holes in said substrate through said openings in said second uniform, flexible film on said second surface, said holes extending from said first surface of said substrate to said second uniform, flexible film on said second surface of the substrate; forming a conductive layer on said second uniform, flexible film; forming a configuration of leads in said conductive layer, each of said leads having a proximal end and a distal end, the proximal end of each respective one of said leads being positioned over a respective hole in said substrate and the distal end of each respective one of said leads being positioned adjacent said holes; and forming a metal electrode over each one of each respective proximal ends by depositing a highly conductive, easily formed material thereon.
Claim 15
Independent Claim 511 words
A method of forming a probe comprising the steps of: selecting a substrate having first and second surfaces; forming a first substantially rigid, uniform insulating layer on said first surface of the substrate; forming a second substantially rigid, uniform insulating layer on said second surface of the substrate; photolithographically defining a plurality of openings in said first substantially rigid, uniform insulating layer on said first surface of the substrate; etching a plurality of holes in said substrate through said openings, said holes extending from said first surface of said substrate to said second substantially rigid, uniform insulating layer on said second surface of the substrate; forming a first metallic layer on said second substantially rigid, uniform insulating layer on the substrate; forming a first substantially uniform polyimide layer on said first metallic layer on the second substantially rigid, uniform insulating layer by applying a high viscosity, liquid polyimide on the surface of said first metallic layer; baking said first substantially uniform polyimide layer to harden said first substantially uniform polyimide layer; forming a second metallic layer on said hardened first polyimide layer; forming, in said second metallic layer on said first polyimide layer, a plurality of metallic leads, each of said respective leads having a respective proximal end and a distal end by: depositing a layer of a second metallic layer over the surface of the polyimide layer; coating the second metallic layer with a layer of a first photoresist; photolithographically patterning said first photoresist layer to establish a configuration of leads in said second metallic layer with the proximal end of each lead being positioned over a respective hole in said substrate; defining said leads in said second metallic layer by etching said second metallic layer; and removing the remainder of the first photoresist layer; forming a second layer of polyimide over said defined metallic leads and said first substantially uniform polyimide layer; baking said second polyimide layer to harden said second polyimide layer; forming a plurality of openings in said second polyimide layer by: coating the second polyimide layer with a second layer of a photoresist; photolithographically patterning said second photoresist layer to establish a configuration of openings in said second polyimide layer, with a respective opening positioned over the proximal and distal ends of each respective lead; and defining said openings in said second polyimide layer by etching said second polyimide layer; removing the remainder of the second photoresist layer; forming a generally hemispherical metal electrode in the opening formed in said second polyimide layer over said proximal ends by depositing a highly conductive, easily formed metal therein; forming a plurality of openings in the second substantially rigid, uniform, insulating layer on said second surface of the substrate by removing said second substantially rigid, uniform, insulating layer through said holes in said substrate; and forming a plurality of opening in the first metallic layer on said second substantially rigid, uniform, insulating layer on said second surface of the substrate by removing the metallic layer on said second substantially rigid, uniform, insulating layer through said holes in said substrate.
Claim 16
Independent Claim 511 words
A method of forming a probe comprising the steps of: selecting a substrate having first and second surfaces; forming a first substantially rigid, uniform insulating layer on said first surface of the substrate; forming a second substantially rigid, uniform insulating layer on said second surface of the substrate; photolithographically defining a plurality of openings in said first substantially rigid, uniform insulating layer on said first surface of the substrate; etching a plurality of holes in said substrate through said openings, said holes extending from said first surface of said substrate to said second substantially rigid, uniform insulating layer on said second surface of the substrate; forming a first metallic layer on said second substantially rigid, uniform insulating layer on the substrate; forming a first substantially uniform polyimide layer on said first metallic layer on the second substantially rigid, uniform insulating layer by applying a high viscosity, liquid polyimide on the surface of said first metallic layer; baking said first substantially uniform polyimide layer to harden said first substantially uniform polyimide layer; forming a second metallic layer on said hardened first polyimide layer; forming, in said second metallic layer on said first polyimide layer, a plurality of metallic leads, each of said respective leads having a respective proximal end and a distal end by: depositing a layer of a second metallic layer over the surface of the polyimide layer; coating the second metallic layer with a layer of a first photoresist; photolithographically patterning said first photoresist layer to establish a configuration of leads in said second metallic layer with the proximal end of each lead being positioned over a respective hole in said substrate; defining said leads in said second metallic layer by etching said second metallic layer; and removing the remainder of the first photoresist layer; forming a second layer of polyimide over said defined metallic leads and said first substantially uniform polyimide layer; baking said second polyimide layer to harden said second polyimide layer; forming a plurality of openings in said second polyimide layer by: coating the second polyimide layer with a second layer of a photoresist; photolithographically patterning said second photoresist layer to establish a configuration of openings in said second polyimide layer, with a respective opening positioned over the proximal and distal ends of each respective lead; and defining said openings in said second polyimide layer by etching said second polyimide layer; removing the remainder of the second photoresist layer; forming a generally hemispherical metal electrode in the opening formed in said second polyimide layer over said proximal ends by depositing a highly conductive, easily formed metal therein; forming a plurality of openings in the second substantially rigid, uniform, insulating layer on said second surface of the substrate by removing said second substantially rigid, uniform, insulating layer through said holes in said substrate; and forming a plurality of opening in the first metallic layer on said second substantially rigid, uniform, insulating layer on said second surface of the substrate by removing the metallic layer on said second substantially rigid, uniform, insulating layer through said holes in said substrate.

References Cited (Backward Citations)

US4912399A Cited
US5020219A Cited
US4922192A Cited
US5239260A Cited
US5428298A Cited
US5180977A Cited
US5422574A Cited
US5625298A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-07-19 2003-01-18 2003-07-20 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-07-19 2007-01-18 2007-07-20 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-07-19 2011-01-18 2011-07-20 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag