US5923047A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor die having sacrificial bond pads for die test
Assignee: Bell Semiconductor LLC
•
Filing: 1997-04-21
•
Granted: 1999-07-13
•
Expires: 2017-04-21
Abstract
Abstract The testing of integrated circuits in a plurality of dice arranged in rows and columns in a semiconductor wafer is facilitated by effectively increasing the pitch between adjacent input/output bonding pads on each die by providing a plurality of test pads in scribing space between adjacent die. Alternate test pads are connected with alternate bonding pads on adjacent die, thereby effectively increasing the pitch of adjacent die for testing. After the integrated circuits are tested and defective circuits are marked, the wafer is scribed in the scribe space and broken to recover the individual die or integrated circuit chips.
Inventors
- 👤 Chok J. Chia
- 👤 Qwai H. Low
- 👤 Maniam Alagaratnam
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 17:39
CPC Classifications
H; H10; H10W; H10W72/00; H10W72/90; H10P; H10P74/00; H10P74/27; H10P74/273; G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2884; H10W72/931; H10W72/932
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
125 words
A semiconductor wafer comprising: a plurality of integrated circuit dice arranged in rows and columns separated by scribing space for scribing and breaking the wafer, each die having a plurality of bonding pads positioned along the periphery of the die as input/output contacts, and a plurality of test pads in the scribing space; wherein the shortest distance between one of the plurality of test pads, interconnected to a first one of the plurality of integrated circuit dice, and a second one of the plurality of integrated circuit dice is less than the shortest distance between at least one of the plurality of test pads, interconnected to the second one of the plurality of dice, and the second one of the plurality of integrated circuit dice.
Claim 2
Dependent Claim
125 words
A semiconductor wafer comprising: a plurality of integrated circuit dice arranged in rows and columns separated by scribing space for scribing and breaking the wafer, each die having a plurality of bonding pads positioned along the periphery of the die as input/output contacts, and a plurality of test pads in the scribing space; wherein the shortest distance between one of the plurality of test pads, interconnected to a first one of the plurality of integrated circuit dice, and a second one of the plurality of integrated circuit dice is less than the shortest distance between at least one of the plurality of test pads, interconnected to the second one of the plurality of dice, and the second one of the plurality of integrated circuit dice.
Claim 3
Dependent Claim
56 words
The semiconductor wafer as defined by claim 1 wherein there are no testing pads between the one of the plurality of test pads connected to the first one of the plurality of integrated circuit dice and the one of the plurality of test pads connected to the second one of the plurality of integrated circuit dice.
Claim 4
Dependent Claim
28 words
The semiconductor wafer as defined by claim 1 wherein at least some of the plurality of test pads are interconnected with selected bonding pads of an adjacent die.
References Cited (Backward Citations)
JPS5952860A
Cited
JPS6281724A
Cited
US5003374A
Cited
JPH02211648A
Cited
US5047711A
Cited
US5285082A
Cited
JPH04130643A
Cited
JPH0661298A
Cited
US5684304A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-07-12 | 2003-01-11 | 2003-07-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-07-12 | 2007-01-11 | 2007-07-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-07-12 | 2011-01-11 | 2011-07-13 | $7700.00 | Window Closed / Lapsed |