US5915176A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making floating gate based memory device
Assignee: SK Hynix Inc
•
Filing: 1997-09-15
•
Granted: 1999-06-22
•
Expires: 2017-09-15
Abstract
Abstract Semiconductor memory device and method is provided for a stacked gate type flash semiconductor memory device. The semiconductor memory device improves programming and erasing operation efficiency. A gate oxide layer and a floating gate are formed to be stacked on a substrate. A first dielectric layer and a control gate are formed to be stacked on the floating gate. A second dielectric layer is formed on both sides of the floating gate and first and second semiconductor sidewalls are formed on the second dielectric layer on the both sides of the floating gate. Impurity regions are formed in the substrate at the both sides of the floating gate and a wire layer is formed to contact with the semiconductor sidewalls and each of the impurity regions.
Inventors
- 👤 Min-Gyu Lim
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 17:46
CPC Classifications
H; H10; H10B; H10B69/00; H10B41/00
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
140 words
A method for manufacturing a semiconductor device, the method comprising the steps of: providing a substrate; forming a gate oxide layer over the substrate and a floating gate over the gate oxide layer; forming a first dielectric layer over the floating gate and a control gate over the first dielectric layer; forming a second dielectric layer at first and second opposing sides of the floating gate and at a portion of a surface of the floating gate substantially perpendicular to the second side; forming first and second conductive sidewalls on the second dielectric layer, said second conductive sidewall being formed on the second dielectric formed on the second side and the portion of the surface to overlap a corner of the floating gate; and forming impurity regions in the substrate at the first and second sides of the floating gate.
Claim 2
Independent Claim
140 words
A method for manufacturing a semiconductor device, the method comprising the steps of: providing a substrate; forming a gate oxide layer over the substrate and a floating gate over the gate oxide layer; forming a first dielectric layer over the floating gate and a control gate over the first dielectric layer; forming a second dielectric layer at first and second opposing sides of the floating gate and at a portion of a surface of the floating gate substantially perpendicular to the second side; forming first and second conductive sidewalls on the second dielectric layer, said second conductive sidewall being formed on the second dielectric formed on the second side and the portion of the surface to overlap a corner of the floating gate; and forming impurity regions in the substrate at the first and second sides of the floating gate.
Claim 3
Dependent Claim
38 words
The method of claim 1, further comprising forming a wire layer in contact with the impurity regions and the conductive sidewalls, and wherein the impurity regions are formed at the first and second sides of the floating gate.
Claim 4
Dependent Claim
19 words
The method of claim 1, wherein the control gate is offset from a center line of the floating gate.
Claim 5
Dependent Claim
31 words
The method of claim 1, further comprising forming insulating sidewalls over the first and second sides of the control gate, wherein the second dielectric layer is formed on the insulating sidewalls.
Claim 6
Dependent Claim
36 words
The method of claim 4, wherein a portion of the insulating sidewall at the first side of the control gate is removed to form a first insulating sidewall on the first side of the control gate.
Claim 7
Dependent Claim
23 words
The method of claim 5, wherein said insulating sidewalls on the first and second sides of the control gate have different etch speed.
Claim 8
Dependent Claim
39 words
The method of claim 5, wherein prior to the formation of the second dielectric layer, a portion of the insulating sidewalls at the second side of the control gate is removed to expose a corner of the floating gate.
Claim 9
Dependent Claim
107 words
The method of claim 1, wherein the forming a gate oxide layer and a floating gate step comprises: forming a first insulating layer and a semiconductor layer on the substrate and patterning the first insulating layer and the semiconductor layer; forming insulating sidewalls on opposing sides of the second semiconductor layer; forming and patterning a second insulating layer and a second semiconductor layer substantially perpendicular to the first insulating layer and the first semiconductor layer; etching the first semiconductor layer and the first insulating layer with the insulating sidewalls and the second semiconductor layer serving as masks to form the gate oxide layer and the floating gate.
Claim 10
Dependent Claim
25 words
The method of claim 8, wherein the second insulating layer and the second semiconductor layer are respectively the first dielectric layer and the control gate.
References Cited (Backward Citations)
US4775642A
Cited
US5073513A
Cited
US5108939A
Cited
US5256584A
Cited
US5284784A
Cited
US5618742A
Cited
US5587332A
Cited
US5494838A
Cited
US5585293A
Cited
US5631482A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-06-21 | 2002-12-21 | 2003-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-06-21 | 2006-12-21 | 2007-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-06-21 | 2010-12-21 | 2011-06-22 | $7700.00 | Window Closed / Lapsed |