Patent US5914631A successfully refreshed from Google Patents.
US5914631A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage generating circuit
Assignee: Sony Corp
•
Filing: 1997-08-04
•
Granted: 1999-06-22
•
Expires: 2017-08-04
Abstract
Abstract A voltage controlled delay circuit is formed by m number of gates connected in series, phases of a clock signal and a delay signal are compared by a phase comparator, an up signal or a down signal is output, an integrated signal is generated by an integrator, a voltage signal following this is generated by a buffer and fed back as an operating power source voltage to the voltage controlled delay circuit, and further an internal power source voltage following the voltage signal is generated by a buffer and a pMOS transistor, therefore the internal power source voltage of the required lowest limit can be supplied in response to the frequency of the clock and a reduction of the voltage and conservation of the electric power of the LSI circuit can be achieved.
Inventors
- 👤 Mitsuo Soneda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 15:56
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/462; G05F1/465
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
174 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to a first output voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said variable delay circuit and said input clock signal; and a voltage generating means for adjusting the level of a second output voltage in response to the result of comparison of said phase comparison circuit, said voltage generating means including a first buffer circuit which generates said first output voltage following the result of said phase comparison circuit and supplies the first output voltage as the operating power source voltage to said variable delay circuit, and a second buffer circuit which generates said second output voltage following the first output voltage of said first buffer circuit and outputs this as the adjusted operational power source voltage to said supplied circuit.
Claim 2
Dependent Claim
174 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to a first output voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said variable delay circuit and said input clock signal; and a voltage generating means for adjusting the level of a second output voltage in response to the result of comparison of said phase comparison circuit, said voltage generating means including a first buffer circuit which generates said first output voltage following the result of said phase comparison circuit and supplies the first output voltage as the operating power source voltage to said variable delay circuit, and a second buffer circuit which generates said second output voltage following the first output voltage of said first buffer circuit and outputs this as the adjusted operational power source voltage to said supplied circuit.
Claim 3
Dependent Claim
27 words
A voltage generating circuit according to claim 1, wherein said variable delay circuit includes m number, where m is an integer, of gate circuits connected in series.
Claim 4
Dependent Claim
42 words
A voltage generating circuit according to claim 2, wherein said supplied circuit is a logic circuit and said integer m is set to be larger than a maximum design number of gates l, where l is an integer, of the logic circuit.
Claim 5
Dependent Claim
36 words
A voltage generating circuit according to claim 1, wherein said voltage generating means further includes an integrating means for controlling the first output voltage in response to the result of comparison from said phase comparison circuit.
Claim 6
Dependent Claim
54 words
A voltage generating circuit according to claim 1, wherein said voltage generating means has a counting means for setting a count value in response to the result of comparison from said phase comparison circuit and a digital/analog converting means for outputting a voltage signal in response to the count value of said counting means.
Claim 7
Dependent Claim
74 words
A voltage generating circuit according to claim 1, further comprising a frequency dividing circuit for dividing the frequency of said clock signal wherein the frequency divided signal from said frequency dividing circuit is given a delay time by said variable delay circuit and is output as a comparison signal to said phase comparison circuit and an inverted signal of said frequency divided signal is output as a reference signal to said phase comparison circuit.
Claim 8
Dependent Claim
23 words
A voltage generating circuit according to claim 6, wherein said frequency dividing circuit is a 1/2 frequency dividing circuit constituted by a flip-flop.
Claim 9
Dependent Claim
170 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operating power source voltage; a fixed delay circuit for delaying by exactly a delay time set in advance and outputting the delayed clock signal output from said variable delay circuit; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said fixed delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operating power source voltage to said variable delay circuit and to said supplied circuit wherein said fixed delay circuit has a delay time equivalent to the delay time of the maximum delay path of said supplied circuit.
Claim 10
Dependent Claim
170 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operating power source voltage; a fixed delay circuit for delaying by exactly a delay time set in advance and outputting the delayed clock signal output from said variable delay circuit; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said fixed delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operating power source voltage to said variable delay circuit and to said supplied circuit wherein said fixed delay circuit has a delay time equivalent to the delay time of the maximum delay path of said supplied circuit.
Claim 11
Dependent Claim
27 words
A voltage generating circuit according to claim 8, wherein said fixed delay circuit includes a substrate circuit equivalent to the maximum delay path of said supplied circuit.
Claim 12
Dependent Claim
35 words
A voltage generating circuit according to claim 8, wherein said voltage generating means further includes an integrating means for controlling the output voltage in response to the result of comparison from said phase comparison circuit.
Claim 13
Dependent Claim
192 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operational power source voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said variable delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operational power source voltage to said variable delay circuit and to said supplied circuit wherein said voltage generating means further comprises a frequency dividing circuit for dividing the frequency of said clock signal wherein said frequency divided signal from said frequency dividing circuit is given a delay time by said variable delay circuit and is output as a comparison signal to said phase comparison circuit and an inverted signal of said frequency divided signal is output as a reference signal to said phase comparison circuit.
Claim 14
Dependent Claim
192 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operational power source voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said variable delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operational power source voltage to said variable delay circuit and to said supplied circuit wherein said voltage generating means further comprises a frequency dividing circuit for dividing the frequency of said clock signal wherein said frequency divided signal from said frequency dividing circuit is given a delay time by said variable delay circuit and is output as a comparison signal to said phase comparison circuit and an inverted signal of said frequency divided signal is output as a reference signal to said phase comparison circuit.
Claim 15
Dependent Claim
23 words
A voltage generating circuit according to claim 11, wherein said frequency dividing circuit is a 1/2 frequency dividing circuit constituted by a flip-flop.
Claim 16
Dependent Claim
54 words
A voltage generating circuit according to claim 11, wherein said voltage generating means has a counting means for setting a count value in response to the result of comparison from said phase comparison circuit and a digital/analog converting means for outputting a voltage signal in response to the count value of said counting means.
Claim 17
Dependent Claim
144 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operating power source voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said fixed delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operating power source voltage to said variable delay circuit and to said supplied circuit wherein said delay time of said variable delay circuit is set to be larger than a maximum delay time of the supplied circuit.
Claim 18
Dependent Claim
144 words
A voltage generating circuit for supplying an adjusted operational power source voltage to a supplied circuit in response to a frequency of an input clock signal, comprising: a variable delay circuit for delaying the input clock signal by exactly a delay time in response to the operating power source voltage; a phase comparison circuit performing a comparison of phases of the clock signal delayed by said fixed delay circuit and said input clock signal; and a voltage generating means for adjusting the level of an output voltage in response to the result of comparison of said phase comparison circuit and supplying the output voltage as the adjusted operating power source voltage to said variable delay circuit and to said supplied circuit wherein said delay time of said variable delay circuit is set to be larger than a maximum delay time of the supplied circuit.
Claim 19
Dependent Claim
27 words
A voltage generating circuit according to claim 14, wherein said variable delay circuit includes m number, where m is an integer, of gate circuits connected in series.
Claim 20
Dependent Claim
42 words
A voltage generating circuit according to claim 15, wherein said supplied circuit is a logic circuit and said integer m is set to be larger than a maximum design number of gates l, where l is an integer, of the logic circuit.
Claim 21
Dependent Claim
35 words
A voltage generating circuit according to claim 14, wherein said voltage generating means further includes an integrating means for controlling the output voltage in response to the result of comparison from said phase comparison circuit.
Claim 22
Dependent Claim
54 words
A voltage generating circuit according to claim 14, wherein said voltage generating means has a counting means for setting a count value in response to the result of comparison from said phase comparison circuit and a digital/analog converting means for outputting a voltage signal in response to the count value of said counting means.
Claim 23
Dependent Claim
74 words
A voltage generating circuit according to claim 14, further comprising a frequency dividing circuit for dividing the frequency of said clock signal wherein the frequency divided signal from said frequency dividing circuit is given a delay time by said variable delay circuit and is output as a comparison signal to said phase comparison circuit and an inverted signal of said frequency divided signal is output as a reference signal to said phase comparison circuit.
Claim 24
Dependent Claim
23 words
A voltage generating circuit according to claim 19, wherein said frequency dividing circuit is a 1/2 frequency dividing circuit constituted by a flip-flop.
References Cited (Backward Citations)
US4902920A
Cited
US5382921A
Cited
US5670903A
Cited
US5742195A
Cited
US5642082A
Cited
US5757238A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-06-21 | 2002-12-21 | 2003-06-22 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-06-21 | 2006-12-21 | 2007-06-22 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-06-21 | 2010-12-21 | 2011-06-22 | $7700.00 | Window Closed / Lapsed |