US5910733A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and system for layout and schematic generation for heterogeneous arrays
Assignee: GlobalFoundries Inc
•
Filing: 1997-11-12
•
Granted: 1999-06-08
•
Expires: 2017-11-12
Abstract
Abstract A method and system for defining, placing and routing kernels for a family of integrated circuits is provided. The integrated circuits are defined using repeatable row and column circuit types. Kernels are defined by the intersections of the row and column circuit types in the array. The kernels are placed and routed automatically for each member of the family of integrated circuit arrays, each member being generally characterized by a different size, i.e., a different number of repeatable row or column circuit types.
Inventors
- 👤 Allan Robert Bertolet
- 👤 Kim P.N. Clinton
- 👤 Scott Whitney Gould
- 👤 Frank Ray Keyser III
- 👤 Timothy Shawn Reny
- 👤 Terrance John Zittritsch
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:53
CPC Classifications
G; G06; G06F; G06F30/00; G06F30/30; G06F30/39
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
89 words
An architecture for a family of differently sized programmable arrays, each member of the family having a plurality of logic cells and support circuitry therein, the logic cells being arranged in four sections, the support circuitry being generally distributed throughout a cruciform-shaped region generally centered in the array which defines the four sections of logic cells therein, such that the length of the arms of the cruciform and the sizes of the sections can be together varied to produce the differently sized members of the family of programmable arrays.
Claim 2
Dependent Claim
89 words
An architecture for a family of differently sized programmable arrays, each member of the family having a plurality of logic cells and support circuitry therein, the logic cells being arranged in four sections, the support circuitry being generally distributed throughout a cruciform-shaped region generally centered in the array which defines the four sections of logic cells therein, such that the length of the arms of the cruciform and the sizes of the sections can be together varied to produce the differently sized members of the family of programmable arrays.
Claim 3
Dependent Claim
18 words
The architecture of claim 1, wherein logic cells within each of the four sections are grouped into sectors.
Claim 4
Dependent Claim
16 words
The architecture of claim 1, further comprising a plurality of I/O regions about a periphery thereof.
Claim 5
Dependent Claim
18 words
The architecture of claim 1, wherein the family of differently sized programmable arrays comprises field programmable gate arrays.
Claim 6
Dependent Claim
18 words
The architecture of claim 1, wherein the plurality of logic cells are arranged in column and row regions.
Claim 7
Dependent Claim
79 words
A programmable array, comprising: a plurality of logic cells; support circuitry for the plurality of logic cells arranged in a cruciform-shaped region including four arms generally centered in the programmable array and separating the plurality of logic cells into four sections, wherein a length of the arms and a size of the four sections can be varied to achieve a desired size for the programmable array; and I/O circuitry about an outer periphery of the plurality of logic cells.
Claim 8
Dependent Claim
79 words
A programmable array, comprising: a plurality of logic cells; support circuitry for the plurality of logic cells arranged in a cruciform-shaped region including four arms generally centered in the programmable array and separating the plurality of logic cells into four sections, wherein a length of the arms and a size of the four sections can be varied to achieve a desired size for the programmable array; and I/O circuitry about an outer periphery of the plurality of logic cells.
Claim 9
Dependent Claim
16 words
The programmable array of claim 6, wherein the programmable array comprises a field programmable gate array.
Claim 10
Dependent Claim
28 words
The programmable array of claim 6, wherein the plurality of logic cells are arranged in rows and columns, each of the rows and columns comprising different circuit types.
Claim 11
Dependent Claim
20 words
The programmable array of claim 8, wherein each of the rows and columns has a given sequence of circuit types.
References Cited (Backward Citations)
US4393474A
Cited
US4688072A
Cited
US4796224A
Cited
US4978633A
Cited
US5119158A
Cited
US5144166A
Cited
US5341049A
Cited
US5473267A
Cited
US5705938A
Cited
US5705939A
Cited
US5764080A
Cited
US5744980A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-06-07 | 2002-12-07 | 2003-06-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-06-07 | 2006-12-07 | 2007-06-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-06-07 | 2010-12-07 | 2011-06-08 | $7700.00 | Window Closed / Lapsed |