US5909624A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of making integration of high value capacitor with ferroelectric memory
Assignee: Cypress Semiconductor Corp
•
Filing: 1995-10-18
•
Granted: 1999-06-01
•
Expires: 2015-10-18
Abstract
Abstract An integrated circuit capacitor and method for making the same utilizes a ferroelectric dielectric, such as lead-zirconate-titanate ("PZT"), to produce a high value peripheral capacitor for integration on a common substrate with a ferroelectric memory array also utilizing ferroelectric memory cell capacitors as non-volatile storage elements. The peripheral capacitor is linearly operated in a single direction and may be readily integrated to provide capacitance values on the order of 1-10 nF or more utilizing the same processing steps as are utilized to produce the alternately polarizable memory cell capacitors. The high value peripheral capacitor has application, for example, as a filter capacitor associated with the on-board power supply of a passive radio frequency ("RF") identification ("ID") transponder.
Inventors
- 👤 Michael W. Yeager
- 👤 Dennis R. Wilson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 08:57
CPC Classifications
G; G01; G01S; G01S13/00; G01S13/74; G01S13/75; G01S13/751; G01S13/758; G11; G11C; G11C11/00; G11C11/21; G11C11/22; G11C5/00; G11C5/14; G11C5/147; H; H10; H10B; H10B53/00; H10D; H10D1/00; H10D1/60; H10D1/68; H10D1/682; H10D1/692
Claims Analysis
Total Claims: 14
Claim 1
Independent Claim
101 words
A process for forming an integrated circuit capacitor comprising the steps of: providing a substrate; firstly forming a generally elongate bottom electrode overlying said substrate; firstly overlaying said generally elongate bottom electrode with a generally coextensive dielectric layer; secondly forming a plurality of top electrodes on said dielectric layer; secondly overlaying an insulating layer on said dielectric layer substantially surrounding said plurality of top electrodes, said insulating layer having apertures therethrough overlying said top electrodes; and contacting said bottom electrode with a first conductive layer and a multiplicity of said plurality of said top electrodes with a second conductive layer respectively.
Claim 2
Dependent Claim
101 words
A process for forming an integrated circuit capacitor comprising the steps of: providing a substrate; firstly forming a generally elongate bottom electrode overlying said substrate; firstly overlaying said generally elongate bottom electrode with a generally coextensive dielectric layer; secondly forming a plurality of top electrodes on said dielectric layer; secondly overlaying an insulating layer on said dielectric layer substantially surrounding said plurality of top electrodes, said insulating layer having apertures therethrough overlying said top electrodes; and contacting said bottom electrode with a first conductive layer and a multiplicity of said plurality of said top electrodes with a second conductive layer respectively.
Claim 3
Dependent Claim
18 words
The process of claim 1 wherein said step of contacting is carried out by the deposition of aluminum.
Claim 4
Dependent Claim
60 words
The process of claim 1 wherein said step of firstly forming comprises the steps of: depositing a layer of electrode material on said substrate; placing photoresist on said layer of electrode material; patterning said photoresist to define said generally elongate bottom electrode; setting said patterned photoresist; removing said electrode material surrounding said patterned photoresist; and stripping away said patterned photoresist.
Claim 5
Dependent Claim
17 words
The process of claim 3 wherein said step of depositing is carried out by means of platinum.
Claim 6
Dependent Claim
19 words
The process of claim 3 wherein said step of patterning is carried out by defining a substantially linear element.
Claim 7
Dependent Claim
29 words
The process of claim 5 wherein said step of patterning is further carried out by defining at least one additional bottom electrode segment contiguous to said substantially linear element.
Claim 8
Dependent Claim
19 words
The process of claim 1 wherein said step of firstly overlaying is carried out by means of a ferroelectric.
Claim 9
Dependent Claim
62 words
The process of claim 1 wherein said step of secondly forming comprises the steps of: depositing a layer of electrode material on said dielectric layer; placing photoresist on said first layer of electrode material; patterning said photoresist to define said plurality of top electrodes; setting said patterned photoresist; removing said electrode material surrounding said patterned photoresist; and stripping away said patterned photoresist.
Claim 10
Dependent Claim
17 words
The process of claim 8 wherein said step of depositing is carried out by means of platinum.
Claim 11
Dependent Claim
23 words
The process of claim 8 wherein said step of patterning is carried out by defining a plurality of spaced apart, substantially rectangular elements.
Claim 12
Dependent Claim
30 words
The process of claim 1 wherein said step of secondly overlaying is carried out by producing a silicon dioxide layer on top of said dielectric layer and said top electrodes.
Claim 13
Dependent Claim
64 words
The process of claim 1 wherein said step of contacting comprises the steps of: placing photoresist on said insulating layer; patterning said photoresist generally surrounding said plurality of top electrodes; setting said patterned photoresist; removing said insulating layer overlying said top electrodes; stripping away said patterned photoresist; and depositing said second conductive layer overlying said insulating layer and contacting said plurality of top electrodes.
Claim 14
Dependent Claim
17 words
The process of claim 12 wherein said step of depositing is carried out by means of platinum.
References Cited (Backward Citations)
US5024964A
Cited
US4707897A
Cited
US4873664A
Cited
US4809225A
Cited
US4853893A
Cited
US5536672A
Cited
US5109357A
Cited
US4893272A
Cited
US5005102A
Cited
US5075817A
Cited
US5162890A
Cited
US5142437A
Cited
US5166545A
Cited
US5424238A
Cited
US5206788A
Cited
US5216572A
Cited
US5191510A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-05-31 | 2002-11-30 | 2003-06-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-05-31 | 2006-11-30 | 2007-06-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-05-31 | 2010-11-30 | 2011-06-01 | $7700.00 | Window Closed / Lapsed |