Patent US5909058A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5909058A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor package and semiconductor mounting part

Assignee: Toshiba Corp
•
Filing: 1997-09-22
•
Granted: 1999-06-01
•
Expires: 2017-09-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A thin type semiconductor package having a low thermal resistance and a low electric resistance is disclosed, that comprises a nitride ceramic supporting substrate having a first main surface and a second main surface, the nitride ceramic supporting substrate having via-holes that pass through from the first main surface to the second main surface, a resin film having a wiring layer, the resin film being bonded to the first main surface of the supporting substrate, the wiring layer being electrically connected to an edge portion of the via-holes on the first main surface, the resin film having an opening region, a semiconductor chip directly mounted on the first main surface of the nitride ceramic supporting substrate, disposed at the opening region of the resin film, and electrically connected to the wiring layer of the resin film, and external connection terminals disposed on the edge portion of the via-holes of the second main surface.

Inventors

  • 👤 Keiichi Yano
  • 👤 Hironori Asai
  • 👤 Kaoru Koiwa
  • 👤 Nobuo Iwase

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 14:34
CPC Classifications
H; H10; H10W; H10W90/00; H10W90/701; H10W76/00; H10W76/40; H10W76/42; H10W76/47; H10W90/401; H10W72/00; H10W72/071; H10W72/075; H10W72/07551; H10W72/07554; H10W72/50; H10W72/531; H10W72/5363; H10W72/541; H10W72/547; H10W72/851; H10W72/874; H10W72/884; H10W74/00; H10W90/731; H10W90/734; H10W90/751; H10W90/754

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 190 words
A thin type semiconductor package having a low thermal resistance and a low electric resistance, comprising: a nitride ceramic supporting substrate having a first main surface and a second main surface and a high thermal conductivity, said nitride ceramic supporting substrate having via-holes that pass through from the first main surface to the second main surface; a resin film having a wiring layer, said resin film being bonded to the first main surface of said supporting substrate, the wiring layer being electrically connected to an edge portion of the via-holes on the first main surface, said resin film having an opening region; a semiconductor chip directly mounted on a semiconductor mounting portion of the first main surface of said nitride ceramic supporting substrate, disposed at the opening portion of said resin film, and electrically connected to the wiring layer of said resin film; and a plurality of bumps disposed on the second main surface, the bumps comprising terminal bumps as external connection terminals disposed on the edge portion of the via-holes of the second main surface, and heat radiation dummy bumps to radiate heat from the nitride ceramic supporting substrate.
Claim 2
Dependent Claim 190 words
A thin type semiconductor package having a low thermal resistance and a low electric resistance, comprising: a nitride ceramic supporting substrate having a first main surface and a second main surface and a high thermal conductivity, said nitride ceramic supporting substrate having via-holes that pass through from the first main surface to the second main surface; a resin film having a wiring layer, said resin film being bonded to the first main surface of said supporting substrate, the wiring layer being electrically connected to an edge portion of the via-holes on the first main surface, said resin film having an opening region; a semiconductor chip directly mounted on a semiconductor mounting portion of the first main surface of said nitride ceramic supporting substrate, disposed at the opening portion of said resin film, and electrically connected to the wiring layer of said resin film; and a plurality of bumps disposed on the second main surface, the bumps comprising terminal bumps as external connection terminals disposed on the edge portion of the via-holes of the second main surface, and heat radiation dummy bumps to radiate heat from the nitride ceramic supporting substrate.
Claim 3
Dependent Claim 38 words
The semiconductor package as set forth in claim 1, wherein the via-holes and the wiring layer of said resin film are electrically connected through the bumps disposed on the first main surface of said nitride ceramic supporting substrate.
Claim 4
Dependent Claim 46 words
The semiconductor package as set forth in claim 1, wherein at least one of the heat radiation dummy bumps is disposed on an opposite portion of the second main surface to the semiconductor mounting portion of the first main surface through the nitride ceramic supporting substrate.
Claim 5
Dependent Claim 24 words
The semiconductor package as set forth in claim 1, wherein the wiring layer of said resin film is composed of Cu or Cu alloy.
Claim 6
Dependent Claim 39 words
A semiconductor mounting device, comprising: the semiconductor package of claim 1; and a multi-layered mounting substrate for mounting the semiconductor package, said multi-layered mounting substrate having a wiring layer electrically connected to external connection terminals of the semiconductor package.
Claim 7
Dependent Claim 24 words
The semiconductor package as set forth in claim 1, wherein the thermal conductivity of the nitride ceramic substrate is of 50 W/m·k or more.
Claim 8
Dependent Claim 179 words
A thin type semiconductor package having a low thermal resistance and a low electric resistance, comprising: a nitride ceramic, supporting substrate having a first main surface and a second main surface and a high thermal conductivity, said nitride ceramic supporting substrate having via-holes that pass through from the first main surface to the second main surface; a TAB tape having a wiring layer bonded to the first main surface of said supporting substrate, the wiring layer being electrically connected to an edge portion of the via-holes on the first main surface; a semiconductor chip directly mounted on a semiconductor mounting portion of the first main surface of said nitride ceramic supporting substrate, disposed at the opening portion of said TAB tape, and electrically connected to the wiring layer of said TAB tape; and a plurality of bumps disposed on the second main surface, the bumps comprising terminal bumps as external connection terminals disposed on the edge portion of the via-holes of the second main surface, and heat radiation dummy bumps to radiate heat from the nitride ceramic supporting substrate.
Claim 9
Dependent Claim 179 words
A thin type semiconductor package having a low thermal resistance and a low electric resistance, comprising: a nitride ceramic, supporting substrate having a first main surface and a second main surface and a high thermal conductivity, said nitride ceramic supporting substrate having via-holes that pass through from the first main surface to the second main surface; a TAB tape having a wiring layer bonded to the first main surface of said supporting substrate, the wiring layer being electrically connected to an edge portion of the via-holes on the first main surface; a semiconductor chip directly mounted on a semiconductor mounting portion of the first main surface of said nitride ceramic supporting substrate, disposed at the opening portion of said TAB tape, and electrically connected to the wiring layer of said TAB tape; and a plurality of bumps disposed on the second main surface, the bumps comprising terminal bumps as external connection terminals disposed on the edge portion of the via-holes of the second main surface, and heat radiation dummy bumps to radiate heat from the nitride ceramic supporting substrate.
Claim 10
Dependent Claim 38 words
The semiconductor package as set forth in claim 7, wherein the via-holes and the wiring layer of said TAB tape are electrically connected through the bumps disposed on the first main surface of said nitride ceramic supporting substrate.
Claim 11
Dependent Claim 52 words
The semiconductor package as set forth in claim 7, wherein at least one of the heat radiation dummy bumps is disposed on an opposite portion of the second main surface to the semiconductor mounting portion of the first main surface through the nitride ceramic supporting substrate through the nitride ceramic supporting substrate.
Claim 12
Dependent Claim 24 words
The semiconductor package as set forth in claim 7, wherein the wiring layer of said TAB tape is composed of Cu or Cu alloy.
Claim 13
Dependent Claim 39 words
A semiconductor mounting part, comprising: the semiconductor package of claim 7; and a multi-layered mounting substrate for mounting the semiconductor package, said multi-layered mounting substrate having a wiring layer electrically connected to external connection terminals of the semiconductor package.
Claim 14
Dependent Claim 23 words
The semiconductor package as set forth in claim 6, wherein the thermal conductivity of the nitride ceramic substrate is 50 m·k or more.

References Cited (Backward Citations)

US5063121A Cited
US5229213A Cited
US5126824A Cited
US5541145A Cited
US5698896A Cited
US5729051A Cited
US5763939A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-05-31 2002-11-30 2003-06-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-05-31 2006-11-30 2007-06-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-05-31 2010-11-30 2011-06-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag