Patent US5905402A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5905402A Expired / Lapsed US ⏱️ 0.0 years remaining

Voltage pump circuit having an independent well-bias voltage

Assignee: SK Hynix Inc
•
Filing: 1997-05-30
•
Granted: 1999-05-18
•
Expires: 2017-05-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A voltage pump circuit for precharging/pumping a charge to/from a pumping capacitor separately employs a voltage generator for independently supplying a well-bias voltage to a PMOS transfer transistor which transfers a charge of a precharged capacitor to produce reference voltage. The voltage of the voltage generator is applied to a well of the PMOS transfer transistor to body bias the PMOS transfer transistor and, thus, ruggedize its threshold voltage transistor. Here, the well-bias voltage equals or exceeds the reference voltage while being approximately twice a power source voltage. The well-bias voltage generator includes a non-overlap control circuit for receiving a pulse signal as an input to generate two pulse signals having different points of changing into high and low states, a second pumping capacitor, first, second and third bootstrap capacitors, a precharge circuit for precharging the voltage on the second pumping capacitor and first and second bootstrap capacitors for a predetermined period, a first step control circuit for controlling a first-step transistor, a second step control circuit for controlling a second-step transistor and a pumping control circuit for controlling a third-step transistor, which are provided for precharging the voltage to the third bootstrap capacitor, and a transfer transistor having a gate connected to the reference voltage of the third bootstrap capacitor for transferring the well-bias voltage.

Inventors

  • 👤 Tae-hoon Kim
  • 👤 Young-Hyun Jun

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 15:23
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/14; H; H02; H02M; H02M3/00; H02M3/02; H02M3/04; H02M3/06; H02M3/07

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 396 words
A voltage pump circuit comprising: a voltage pumping section having a first MOS transistor coupled between a boosted voltage and a first node, a second MOS transistor coupled between said first node and a first potential voltage, a third MOS transistor coupled between said first potential voltage and a second node, a fourth MOS transistor coupled between said second node and a second potential voltage, and a first pumping capacitor coupled between said first node and said second node, wherein said voltage pumping section generates a reference voltage at said second node by precharging and pumping a charge to and from said first pumping capacitor; a level shifter for receiving an oscillation signal, and for providing shifted signals for gates of said first MOS transistor and said second MOS transistor, respectively, in accordance with a logic level of said oscillation signal; a first non-overlap circuit for receiving said oscillation signal and said shifted signals for generating a charging control signal and a pumping control signal to gates of said third MOS transistor and fourth MOS transistor, respectively; a well-bias voltage generator having a second non-overlap circuit, a second pumping capacitor, a first and second bootstrap capacitor coupled between a precharge circuit and said second non-overlap circuit, a first step control circuit, a second control circuit, a pumping control circuit, and a MOS transfer transistor; wherein said second non-overlap control circuit receives said oscillation signal, and generates a first and second non-overlap control signal having transition points that occur at different times; wherein said precharge circuit precharges said second pumping capacitor and said first and second bootstrap capacitors for a predetermined period; wherein said first step control circuit receives said second non-overlap control signal and generates a first precharging control signal to charge a third bootstrap capacitor to a first voltage level; wherein said second step control circuit receives said second non-overlap control signal and generates a second precharging control signal to charge said third bootstrap capacitor to a second voltage level; wherein said pumping control circuit receives said second non-overlap control signal and to generate a third precharging control signal to charge said third bootstrap capacitor to a third voltage level; wherein said MOS transfer transistor has a gate connected to said third bootstrap capacitor, and transfers charge stored in said second pumping capacitor to a body of said first MOS transistor as a well-bias voltage.
Claim 2
Dependent Claim 396 words
A voltage pump circuit comprising: a voltage pumping section having a first MOS transistor coupled between a boosted voltage and a first node, a second MOS transistor coupled between said first node and a first potential voltage, a third MOS transistor coupled between said first potential voltage and a second node, a fourth MOS transistor coupled between said second node and a second potential voltage, and a first pumping capacitor coupled between said first node and said second node, wherein said voltage pumping section generates a reference voltage at said second node by precharging and pumping a charge to and from said first pumping capacitor; a level shifter for receiving an oscillation signal, and for providing shifted signals for gates of said first MOS transistor and said second MOS transistor, respectively, in accordance with a logic level of said oscillation signal; a first non-overlap circuit for receiving said oscillation signal and said shifted signals for generating a charging control signal and a pumping control signal to gates of said third MOS transistor and fourth MOS transistor, respectively; a well-bias voltage generator having a second non-overlap circuit, a second pumping capacitor, a first and second bootstrap capacitor coupled between a precharge circuit and said second non-overlap circuit, a first step control circuit, a second control circuit, a pumping control circuit, and a MOS transfer transistor; wherein said second non-overlap control circuit receives said oscillation signal, and generates a first and second non-overlap control signal having transition points that occur at different times; wherein said precharge circuit precharges said second pumping capacitor and said first and second bootstrap capacitors for a predetermined period; wherein said first step control circuit receives said second non-overlap control signal and generates a first precharging control signal to charge a third bootstrap capacitor to a first voltage level; wherein said second step control circuit receives said second non-overlap control signal and generates a second precharging control signal to charge said third bootstrap capacitor to a second voltage level; wherein said pumping control circuit receives said second non-overlap control signal and to generate a third precharging control signal to charge said third bootstrap capacitor to a third voltage level; wherein said MOS transfer transistor has a gate connected to said third bootstrap capacitor, and transfers charge stored in said second pumping capacitor to a body of said first MOS transistor as a well-bias voltage.
Claim 3
Dependent Claim 17 words
The voltage pump circuit in claim 1, wherein said well-bias voltage equals or exceeds said reference voltage.
Claim 4
Dependent Claim 24 words
The voltage pump circuit in claim 1, wherein said well-bias voltage is approximately twice voltage applied to a source of said first MOS transistor.
Claim 5
Dependent Claim 16 words
The voltage pump circuit in claim 1, wherein said first MOS transistor is a PMOS transistor.
Claim 6
Dependent Claim 17 words
The voltage pump circuit in claim 1, said voltage pump circuit is used in a memory device.

References Cited (Backward Citations)

US5521546A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-05-17 2002-11-16 2003-05-18 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-05-17 2006-11-16 2007-05-18 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-05-17 2010-11-16 2011-05-18 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag