Patent US5894149A successfully refreshed from Google Patents.
US5894149A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device having high breakdown voltage and method of manufacturing the same
Assignee: Mitsubishi Electric Corp
•
Filing: 1996-12-09
•
Granted: 1999-04-13
•
Expires: 2016-12-09
Abstract
Abstract In a semiconductor device with a high breakdown voltage, insulating layers are buried at regions in n 31 silicon substrate located between gate trenches which are arranged with a predetermined pitch. This structure increases a carrier density at a portion near an emitter, and improves characteristic of an IGBT of a gate trench type having a high breakdown voltage.
Inventors
- 👤 Akio Uenishi
- 👤 Katsumi Nakamura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 12:32
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/64; H10D30/66; H10D30/668; H10P; H10P10/00; H10D12/00; H10D12/01; H10D12/031; H10D12/032; H10D12/038; H10D12/411; H10D12/441; H10D12/461; H10D12/481; H10D62/00; H10D62/10; H10D62/113; H10D62/115; H10D62/116; H10D62/124; H10D62/126; H10D62/127; H10D64/00; H10D64/111; H10D64/117
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
204 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; a first impurity layer of a second conductivity type formed at said first main surface; gate trenches, each formed of a groove extending from said first impurity layer into said semiconductor substrate, a gate insulating film covering an inner surface of said groove, and a gate electrode filling said groove and formed of an electric conductor; a pair of impurity regions of the first conductivity type formed near a surface of said first impurity layer and located at opposite sides of said gate trench; a first main electrode layer formed over said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said first impurity layer; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each said gate trench is spaced apart from another gate trench with a predetermined pitch, and an insulating layer is arranged at a position in said semiconductor substrate located between said gate trenches.
Claim 2
Dependent Claim
204 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; a first impurity layer of a second conductivity type formed at said first main surface; gate trenches, each formed of a groove extending from said first impurity layer into said semiconductor substrate, a gate insulating film covering an inner surface of said groove, and a gate electrode filling said groove and formed of an electric conductor; a pair of impurity regions of the first conductivity type formed near a surface of said first impurity layer and located at opposite sides of said gate trench; a first main electrode layer formed over said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said first impurity layer; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each said gate trench is spaced apart from another gate trench with a predetermined pitch, and an insulating layer is arranged at a position in said semiconductor substrate located between said gate trenches.
Claim 3
Dependent Claim
46 words
The semiconductor device with a high breakdown voltage according to claim 1, wherein a distance between a wall surface of said groove of said gate trench and said insulating layer is equal to or smaller than one-tenth of the pitch of arrangement of said gate trenches.
Claim 4
Dependent Claim
57 words
The semiconductor device with a high breakdown voltage according to claim 1, wherein a thickness of said insulating layer is equal to or smaller than a quadruple of a thickness of said gate insulating film, and said insulating layer is located at a depth smaller than that of a bottom of said groove of said gate trench.
Claim 5
Dependent Claim
241 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; a first impurity layer of a second conductivity type formed at said first main surface; gate trenches, each having a first groove extending from said first impurity layer into said semiconductor substrate, a gate insulating film covering an inner surface of said first groove, and a gate electrode filling said first groove and made of an electric conductor; a pair of impurity regions of the first conductivity type formed near a surface of said first impurity layer and located at opposite sides of said gate trench; a first main electrode layer covering said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said first impurity layer; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each said gate trench is spaced from another gate trench with a predetermined pitch, and an emitter trench having a second groove extending from said first impurity layer into said semiconductor substrate, an insulating film covering an inner surface of said second groove and a second electrode filling said second groove and electrically connected to said first main electrode layer is arranged at a position between said gate trenches.
Claim 6
Dependent Claim
241 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; a first impurity layer of a second conductivity type formed at said first main surface; gate trenches, each having a first groove extending from said first impurity layer into said semiconductor substrate, a gate insulating film covering an inner surface of said first groove, and a gate electrode filling said first groove and made of an electric conductor; a pair of impurity regions of the first conductivity type formed near a surface of said first impurity layer and located at opposite sides of said gate trench; a first main electrode layer covering said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said first impurity layer; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each said gate trench is spaced from another gate trench with a predetermined pitch, and an emitter trench having a second groove extending from said first impurity layer into said semiconductor substrate, an insulating film covering an inner surface of said second groove and a second electrode filling said second groove and electrically connected to said first main electrode layer is arranged at a position between said gate trenches.
Claim 7
Dependent Claim
45 words
The semiconductor device with a high breakdown voltage according to claim 4, wherein a distance between a side wall of said emitter trench and a side wall of said gate trench is equal to or smaller than one-tenth of the pitch of said gate trenches.
Claim 8
Dependent Claim
239 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; gate trenches, each having a first groove formed at a predetermined region of said first main surface and extending from said first main surface into said semiconductor substrate to a depthwise direction, a gate insulating film covering an inner surface of said first groove, and an electrode filling said first groove and made of an electric conductor; an impurity region of the first conductivity type formed near said first main surface and located in the vicinity of said gate trench; a first main electrode layer covering said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said semiconductor substrate; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each gate trench is spaced from another gate trench with a predetermined pitch, and a plurality of emitter trenches each having a second groove extending from said first main surface into said semiconductor substrate in a depthwise direction, an insulating film covering an inner surface of said second groove and a second electrode filling said second groove and electrically connected to said first main electrode layer are arranged at positions between said gate trenches.
Claim 9
Dependent Claim
239 words
A semiconductor device with a high breakdown voltage comprising: a semiconductor substrate of a first conductivity type having first and second main surfaces; gate trenches, each having a first groove formed at a predetermined region of said first main surface and extending from said first main surface into said semiconductor substrate to a depthwise direction, a gate insulating film covering an inner surface of said first groove, and an electrode filling said first groove and made of an electric conductor; an impurity region of the first conductivity type formed near said first main surface and located in the vicinity of said gate trench; a first main electrode layer covering said first main surface, opposed to said gate trench with an insulating film therebetween and electrically connected to said impurity regions and said semiconductor substrate; a second impurity layer of the second conductivity type formed at said second main surface; and a second main electrode layer formed at a surface of said second impurity layer, wherein each gate trench is spaced from another gate trench with a predetermined pitch, and a plurality of emitter trenches each having a second groove extending from said first main surface into said semiconductor substrate in a depthwise direction, an insulating film covering an inner surface of said second groove and a second electrode filling said second groove and electrically connected to said first main electrode layer are arranged at positions between said gate trenches.
Claim 10
Dependent Claim
41 words
The semiconductor device with a high breakdown voltage according to claim 6, wherein said semiconductor substrate further includes a first impurity layer of the second conductivity type extending from said first main surface into said semiconductor substrate in a depthwise direction.
Claim 11
Dependent Claim
30 words
The semiconductor device with a high breakdown voltage according to claim 6, wherein said impurity region of the first conductivity type is formed as a pair, sandwiching said gate trench.
Claim 12
Dependent Claim
45 words
The semiconductor device with a high breakdown voltage according to claim 6, wherein a distance between a side wall of said emitter trench and a side wall of said gate trench is equal to or smaller than one-tenth of the pitch of said gate trenches.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-04-12 | 2002-10-12 | 2003-04-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-04-12 | 2006-10-12 | 2007-04-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-04-12 | 2010-10-12 | 2011-04-13 | $7700.00 | Window Closed / Lapsed |