US5886948A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Memory having a plurality of external clock signal inputs
Assignee: Round Rock Research LLC
•
Filing: 1997-10-29
•
Granted: 1999-03-23
•
Expires: 2017-10-29
Abstract
Abstract A method and apparatus for operating a synchronous memory from a plurality of external clock signals is described. By providing external system, read, and write clock signals, a memory is operated by delaying operational clock signals, such as read and write clock signals, with respect to a system clock signal in order to reduce the apparent access time of the synchronous memory and/or to increase setup time to the synchronous memory. The delay of the read and write clock signals with respect to the system clock signal may be accomplished through a phase-lock-loop or delay-lock-loop which is off-chip with respect to the integrated circuit synchronous memory. Delay circuitry may be employed for operating one or more than one synchronous memories.
Inventors
- 👤 Kevin J. Ryan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 09:25
CPC Classifications
G; G11; G11C; G11C7/00; G11C7/22; G11C7/222; G11C7/10; G11C7/1072
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
91 words
A system having memory circuitry, the memory circuitry comprising: at least one memory configured for receiving a first external clock signal selected from the group consisting of an external system clock signal and an external write clock signal, and configured for receiving a second external clock signal; and a clock delay and distribution circuit coupled externally to the memory and configured for receiving the first external clock signal and providing the second external clock signal therefrom, the second external clock signal variably skewed with respect to the first external clock signal.
Claim 2
Independent Claim
91 words
A system having memory circuitry, the memory circuitry comprising: at least one memory configured for receiving a first external clock signal selected from the group consisting of an external system clock signal and an external write clock signal, and configured for receiving a second external clock signal; and a clock delay and distribution circuit coupled externally to the memory and configured for receiving the first external clock signal and providing the second external clock signal therefrom, the second external clock signal variably skewed with respect to the first external clock signal.
Claim 3
Independent Claim
70 words
A method for operating a memory, comprising: delaying one or more external clock signals with respect to a system clock signal: after the step of delaying, providing the external clock signals to the memory, the external clock signals selected from the group consisting of an external read clock signal and an external write clock signal; and generating at least one of the external clock signals from the system clock signal.
Claim 4
Independent Claim
70 words
A method for operating a memory, comprising: delaying one or more external clock signals with respect to a system clock signal: after the step of delaying, providing the external clock signals to the memory, the external clock signals selected from the group consisting of an external read clock signal and an external write clock signal; and generating at least one of the external clock signals from the system clock signal.
Claim 5
Independent Claim
49 words
A method for operating a memory, comprising: delaying one or more external clock signals with respect to a system clock signal; after the step of delaying, providing the external clock signals to the memory; and generating at least one of the external clock signals from the system clock signal.
Claim 6
Independent Claim
49 words
A method for operating a memory, comprising: delaying one or more external clock signals with respect to a system clock signal; after the step of delaying, providing the external clock signals to the memory; and generating at least one of the external clock signals from the system clock signal.
Claim 7
Dependent Claim
89 words
A memory comprising: a first external clock signal input coupled to circuitry of the memory and configured to receive a first external clock signal; and a second external clock signal input coupled to the circuitry of the memory and configured to receive a second external clock signal synchronized and delayed with respect to the first external clock signal; the circuitry configured to process address and control information from timing associated with the first external clock signal and to process data from timing associated with the second external clock signal.
Claim 8
Dependent Claim
89 words
A memory comprising: a first external clock signal input coupled to circuitry of the memory and configured to receive a first external clock signal; and a second external clock signal input coupled to the circuitry of the memory and configured to receive a second external clock signal synchronized and delayed with respect to the first external clock signal; the circuitry configured to process address and control information from timing associated with the first external clock signal and to process data from timing associated with the second external clock signal.
Claim 9
Dependent Claim
24 words
A memory, as in claim 4, wherein the circuitry is further configured to process data from timing associated with the first external clock signal.
Claim 10
Dependent Claim
39 words
A memory, as in claim 5, wherein the first external clock signal is selected from the group consisting of a system clock signal and a write clock signal, and the second external clock signal is a read clock signal.
References Cited (Backward Citations)
US4092734A
Cited
US4873703A
Cited
US5243703A
Cited
US5432823A
Cited
US5355391A
Cited
US5485490A
Cited
US5337285A
Cited
US5446696A
Cited
US5430676A
Cited
WO1994029871A1
Cited
WO1995032549A1
Cited
US5578940A
Cited
US5663661A
Cited
WO1996037952A1
Cited
WO1997014289A2
Cited
WO1997042557A2
Cited
WO1997045793A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-22 | 2002-09-21 | 2003-03-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-22 | 2006-09-21 | 2007-03-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-22 | 2010-09-21 | 2011-03-23 | $7700.00 | Window Closed / Lapsed |