Patent US5883526A successfully refreshed from Google Patents.
US5883526A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Hierarchical interconnect for programmable logic devices
Assignee: Altera Corp
•
Filing: 1997-04-17
•
Granted: 1999-03-16
•
Expires: 2017-04-17
Abstract
Abstract A hierarchical interconnect structure between logic elements, logic array blocks and global interconnects in a programmable logic device is disclosed. The present invention provides a first group of local interconnect lines that couple to outputs of more than one logic element in a block, and a second group of local interconnect lines that are divided into independent segments coupled to a subset of the logic elements in a block. By eliminating the one-to-one correspondence between the number of logic elements in a logic array block and the number of local interconnect wires, the present invention makes possible the inclusion of more logic element in one block in an area efficient manner.
Inventors
- 👤 Srinivas Reddy
- 👤 Manuel Mejia
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 11:28
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/173; H03K19/177; H03K19/17736; H03K19/17704; H03K19/1778; H03K19/17796
Claims Analysis
Total Claims: 23
Claim 1
Independent Claim
112 words
A programmable logic circuit comprising: a plurality of logic array blocks, each logic array block comprising: a plurality of logic elements each having a plurality of inputs and an output, and a plurality of local interconnect lines selectively coupling to said plurality of inputs and output of each of said plurality of logic elements, said plurality of local interconnect lines having a first type that couple to more than one logic element output in said logic array block, and a second type that couple to a single logic element output in said logic array block; and a global interconnect array coupled to said plurality of logic array blocks and circuit input/output terminals.
Claim 2
Dependent Claim
112 words
A programmable logic circuit comprising: a plurality of logic array blocks, each logic array block comprising: a plurality of logic elements each having a plurality of inputs and an output, and a plurality of local interconnect lines selectively coupling to said plurality of inputs and output of each of said plurality of logic elements, said plurality of local interconnect lines having a first type that couple to more than one logic element output in said logic array block, and a second type that couple to a single logic element output in said logic array block; and a global interconnect array coupled to said plurality of logic array blocks and circuit input/output terminals.
Claim 3
Dependent Claim
60 words
The programmable logic circuit of claim 1 wherein said plurality of logic elements are divided into a first group and a second group, and wherein local interconnect lines of said second type are segmented into a first group respectively coupling to said first group of logic elements, and a second group respectively coupling to said second group of logic elements.
Claim 4
Dependent Claim
74 words
The programmable logic circuit of claim 2 wherein said first group of said second type of local interconnect lines extend substantially in parallel adjacent to said first group of logic elements, said second group of said second type of local interconnect lines extend substantially in parallel adjacent to said second group of logic elements, and said first type of interconnect lines extend substantially in parallel adjacent to all of said plurality of logic elements.
Claim 5
Dependent Claim
30 words
The programmable logic circuit of claim 2 wherein said first group and said second group of said plurality of logic elements each include half of said plurality of logic elements.
Claim 6
Dependent Claim
41 words
The programmable logic circuit of claim 1 wherein said plurality of logic elements are divided into four groups and said second type of local interconnect lines are divided into four groups respectively coupling to said four groups of said logic elements.
Claim 7
Dependent Claim
44 words
The programmable logic circuit of claim 2 wherein said logic array block comprises sixteen logic elements, said first type of local interconnect lines comprise four wires, and said first and second group of said second type of local interconnect lines each comprise eight wires.
Claim 8
Dependent Claim
43 words
The programmable logic circuit of claim 5 wherein said logic array block comprises sixteen logic elements, said first type of local interconnect lines comprise eight wires, and each of said four groups of said second type of local interconnect lines comprises four wires.
Claim 9
Dependent Claim
30 words
The programmable logic circuit of claim 6 wherein each one of said four wires of said first type of local interconnect lines is shared by outputs of four logic elements.
Claim 10
Dependent Claim
30 words
The programmable logic circuit of claim 1 wherein said output of each one of said plurality of logic elements couples to a local interconnect line through a respective driver circuit.
Claim 11
Dependent Claim
53 words
The programmable logic circuit of claim 9 wherein said driver circuit comprises a first driver element coupling said output of a logic element to a local interconnect line of said first type, and a second driver element coupling said output of said logic element to a local interconnect line of said second type.
Claim 12
Dependent Claim
15 words
The programmable logic circuit of claim 10 wherein said first driver element is programmably tristatable.
Claim 13
Dependent Claim
61 words
The programmable logic circuit of claim 9 wherein said driver circuit comprises a driver element that couples said output of a logic element to a local interconnect line of said first type through a first programmable pass transistor, and couples said output of said logic element to a local interconnect line of said second type through a second programmable pass transistor.
Claim 14
Dependent Claim
55 words
The programmable logic circuit of claim 9 wherein said driver circuit comprises a driver element that couples said output of a logic element to a local interconnect line of said first type through a programmable pass transistor, and couples said output of said logic element to a local interconnect line of said second type directly.
Claim 15
Dependent Claim
48 words
The programmable logic circuit of claim 1 further comprising a plurality of multiplexers each having a plurality of inputs coupled to said plurality of local interconnect lines, and an output respectively coupled to an input of said plurality of inputs of each of said plurality of logic elements.
Claim 16
Dependent Claim
154 words
A programmable logic device comprising: a plurality of logic array blocks, each logic array block comprising: a plurality of logic elements disposed adjacent to each other, each one having a plurality of inputs and an output, a first plurality of local interconnect lines extending substantially along a length defined by said plurality of logic elements, each one of said first plurality of local interconnect lines being coupled to a selected plurality of outputs of said plurality of logic elements, and a second plurality of local interconnect lines divided into a plurality of independent segments, each segment extending substantially along a length defined by a corresponding subset of said plurality of logic elements, each output of each one of said plurality of logic elements being coupled to a dedicated one of said second plurality of local interconnect lines; and a global interconnect array coupled to said plurality of logic array blocks and device input/output terminals.
Claim 17
Dependent Claim
154 words
A programmable logic device comprising: a plurality of logic array blocks, each logic array block comprising: a plurality of logic elements disposed adjacent to each other, each one having a plurality of inputs and an output, a first plurality of local interconnect lines extending substantially along a length defined by said plurality of logic elements, each one of said first plurality of local interconnect lines being coupled to a selected plurality of outputs of said plurality of logic elements, and a second plurality of local interconnect lines divided into a plurality of independent segments, each segment extending substantially along a length defined by a corresponding subset of said plurality of logic elements, each output of each one of said plurality of logic elements being coupled to a dedicated one of said second plurality of local interconnect lines; and a global interconnect array coupled to said plurality of logic array blocks and device input/output terminals.
Claim 18
Dependent Claim
51 words
The programmable logic device of claim 15 further comprising a plurality of multiplexers each having a plurality of inputs coupled to said first and second plurality of local interconnect lines, and an output respectively coupled to an input of said plurality of inputs of each of said plurality of logic elements.
Claim 19
Dependent Claim
143 words
In a programmable logic device having a plurality of logic array blocks (LABs) each including a row of logic elements, a method of arranging local interconnect lines in a LAB comprising the steps of: disposing a first plurality of local interconnect lines substantially in parallel to the row of logic elements, said first plurality of local interconnect lines having a length substantially equal to a length of the row of logic elements; coupling each of said first plurality of local interconnect lines to an output of more than one logic element; disposing a second plurality of local interconnect lines substantially in parallel to the row of logic element, said second plurality of local interconnect lines being divided into a plurality of independent segments; and coupling each of said second plurality of local interconnect lines to a an output of a single logic element.
Claim 20
Dependent Claim
143 words
In a programmable logic device having a plurality of logic array blocks (LABs) each including a row of logic elements, a method of arranging local interconnect lines in a LAB comprising the steps of: disposing a first plurality of local interconnect lines substantially in parallel to the row of logic elements, said first plurality of local interconnect lines having a length substantially equal to a length of the row of logic elements; coupling each of said first plurality of local interconnect lines to an output of more than one logic element; disposing a second plurality of local interconnect lines substantially in parallel to the row of logic element, said second plurality of local interconnect lines being divided into a plurality of independent segments; and coupling each of said second plurality of local interconnect lines to a an output of a single logic element.
Claim 21
Dependent Claim
39 words
The method of claim 17 wherein the LAB comprises 16 logic elements, said first plurality of interconnect lines comprise four wires each coupling to outputs of four logic elements, and said second plurality of interconnect lines comprise eight wires.
Claim 22
Dependent Claim
38 words
An electronic system comprising: a processing unit including a programmable logic circuit as in claim 1; a memory unit storing data; an interface; and a bus network providing communication links between said processing unit, memory unit and interface.
Claim 23
Dependent Claim
15 words
The electronic system of claim 19 wherein said processing unit configures said programmable logic circuit.
References Cited (Backward Citations)
USRE34363E
Cited
US4617479B1
Cited
US4617479A
Cited
US4609986A
Cited
US4706216A
Cited
US4963768A
Cited
US4871930A
Cited
US5241224A
Cited
US5268598A
Cited
US5260610A
Cited
US5260611A
Cited
US5436575A
Cited
US5463328A
Cited
GB9610054D0
Cited
GB2300951A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |