Patent US5883523A successfully refreshed from Google Patents.
US5883523A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Coherent switching power for an analog circuit tester
Assignee: Credence Systems Corp
•
Filing: 1997-04-29
•
Granted: 1999-03-16
•
Expires: 2017-04-29
Abstract
Abstract A circuit tester stimulates an analog circuit device under test (DUT) with a test signal and periodically digitizes a resulting DUT output signal to produce an output data sequence that may be analyzed to ascertain DUT operating characteristics. The tester is powered by a switching power supply that induces periodic noise spikes in the DUT output signal. To eliminate the influence of the noise spikes on test results, the period of the switching power supply noise is made coherent with the digitization period. The phase of digitization is then adjusted so that the tester avoids digitizing the noise spikes in the DUT output signal.
Inventors
- 👤 Michael R. Ferland
- 👤 Jeffrey D. Currin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:56
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/2832; G01R31/2836; G01R31/2839
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
129 words
A circuit tester comprising: first means for stimulating an analog circuit device under test (DUT) with an electrical test signal such that said analog circuit device produces a DUT output signal in response to said test signal; second means for periodically digitizing said DUT output signal to produce an output sequence of digital data values that may be analyzed to ascertain DUT operating characteristics, wherein each of said data values represents an instantaneous magnitude of said DUT output signal; and third means for supplying direct current power to at least one of said first and second means, wherein said direct current power induces periodic noise in the DUT output signal, and wherein a period of a substantial portion of said noise is coherent with a period of said digitizing.
Claim 2
Dependent Claim
129 words
A circuit tester comprising: first means for stimulating an analog circuit device under test (DUT) with an electrical test signal such that said analog circuit device produces a DUT output signal in response to said test signal; second means for periodically digitizing said DUT output signal to produce an output sequence of digital data values that may be analyzed to ascertain DUT operating characteristics, wherein each of said data values represents an instantaneous magnitude of said DUT output signal; and third means for supplying direct current power to at least one of said first and second means, wherein said direct current power induces periodic noise in the DUT output signal, and wherein a period of a substantial portion of said noise is coherent with a period of said digitizing.
Claim 3
Independent Claim
146 words
An apparatus for testing an analog circuit device under test (DUT) by transmitting an electrical test signal to the DUT and sampling an output signal produced by said DUT in response to said electrical test signal, the apparatus comprising: first means for generating a periodic reference clock signal at a fixed frequency; second means for generating a direct current power signal in response to said periodic reference clock signal, said direct current power signal containing periodic noise spikes occurring at a noise frequency that is coherent with said fixed frequency; third means powered by said direct current power signal for generating and transmitting said electrical test signal to said DUT in response to said periodic reference clock signal; and fourth means for sampling said DUT output signal in response to said periodic reference clock signal at a sampling frequency that is coherent with said fixed frequency.
Claim 4
Independent Claim
146 words
An apparatus for testing an analog circuit device under test (DUT) by transmitting an electrical test signal to the DUT and sampling an output signal produced by said DUT in response to said electrical test signal, the apparatus comprising: first means for generating a periodic reference clock signal at a fixed frequency; second means for generating a direct current power signal in response to said periodic reference clock signal, said direct current power signal containing periodic noise spikes occurring at a noise frequency that is coherent with said fixed frequency; third means powered by said direct current power signal for generating and transmitting said electrical test signal to said DUT in response to said periodic reference clock signal; and fourth means for sampling said DUT output signal in response to said periodic reference clock signal at a sampling frequency that is coherent with said fixed frequency.
Claim 5
Dependent Claim
86 words
The apparatus in accordance with claim 2 wherein said second means is a switching power supply comprising: controller means for generating a pulse-width modulated signal; and means receiving said pulse-width modulated signal and producing said direct current power signal, wherein a voltage of said direct current power signal is controlled by a duty cycle of said pulse width modulated signal, said controller means monitoring said direct current power signal and adjusting said duty cycle to maintain said direct current power signal at a particular voltage level.
Claim 6
Dependent Claim
29 words
The apparatus in accordance with claim 3 wherein said controller means receives said periodic reference clock signal and adjusts a frequency of said pulse-width modulated signal in response thereto.
Claim 7
Dependent Claim
26 words
The apparatus in accordance with claim 4 wherein the frequency of said pulse width modulated signal is coherent with the frequency of said periodic reference signal.
Claim 8
Dependent Claim
31 words
The apparatus in accordance with claim 2 wherein said third means receives said periodic reference clock signal and generates said electrical test signal in response to said periodic reference clock signal.
Claim 9
Independent Claim
175 words
An apparatus for testing an analog circuit device under test (DUT), the apparatus comprising: means for generating a periodic reference clock signal; a switching power supply responsive to said periodic reference clock signal for producing an output direct current power signal having noise spikes occurring therein with a period that is coherent with said periodic reference clock signal; a waveform synthesizer powered by said direct current power signal for generating an electrical test signal and for transmitting said electrical test signal to said DUT, wherein said DUT produces an output signal in response to said electrical test signal, wherein said noise spikes occurring in said direct current power signal induce periodic noise in the DUT output signal that is coherent with said periodic reference clock signal; and a digitizer responsive to said periodic reference clock signal for digitizing said DUT output signal at a frequency that is coherent with said periodic reference clock signal, thereby to produce an output digital data sequence representing amplitudes of said DUT output signal at a succession of discrete times.
Claim 10
Independent Claim
175 words
An apparatus for testing an analog circuit device under test (DUT), the apparatus comprising: means for generating a periodic reference clock signal; a switching power supply responsive to said periodic reference clock signal for producing an output direct current power signal having noise spikes occurring therein with a period that is coherent with said periodic reference clock signal; a waveform synthesizer powered by said direct current power signal for generating an electrical test signal and for transmitting said electrical test signal to said DUT, wherein said DUT produces an output signal in response to said electrical test signal, wherein said noise spikes occurring in said direct current power signal induce periodic noise in the DUT output signal that is coherent with said periodic reference clock signal; and a digitizer responsive to said periodic reference clock signal for digitizing said DUT output signal at a frequency that is coherent with said periodic reference clock signal, thereby to produce an output digital data sequence representing amplitudes of said DUT output signal at a succession of discrete times.
Claim 11
Dependent Claim
43 words
The apparatus in accordance with claim 7 further comprising means for adjusting a phase of said digitizing of said DUT output signal relative to said periodic reference signal so that said digitizer does not digitize the periodic noise in said DUT output signal.
Claim 12
Dependent Claim
35 words
The apparatus in accordance with claim 7 further comprising means for digitally filtering said output digital data sequence to remove a component thereof having a period that is coherent with said periodic reference clock signal.
Claim 13
Independent Claim
121 words
A method of operating an analog circuit tester of the type which tests an analog circuit device under test (DUT) by stimulating a DUT input terminal with an electrical test signal, digitizing a DUT output signal produced in response to said electrical test signal at a digitizing frequency and digitizing phase to produce a digital data sequence representing a time varying behavior of said DUT output signal, and then analyzing the output digital data sequence to ascertain operating characteristics of the DUT, wherein the tester includes a direct current power supply that induces periodic noise spikes in the DUT output signal, comprising the step of controlling a frequency of said noise spikes so that it is coherent with said digitizing frequency.
Claim 14
Independent Claim
121 words
A method of operating an analog circuit tester of the type which tests an analog circuit device under test (DUT) by stimulating a DUT input terminal with an electrical test signal, digitizing a DUT output signal produced in response to said electrical test signal at a digitizing frequency and digitizing phase to produce a digital data sequence representing a time varying behavior of said DUT output signal, and then analyzing the output digital data sequence to ascertain operating characteristics of the DUT, wherein the tester includes a direct current power supply that induces periodic noise spikes in the DUT output signal, comprising the step of controlling a frequency of said noise spikes so that it is coherent with said digitizing frequency.
Claim 15
Dependent Claim
31 words
The method in accordance with claim 10 further comprising the step of adjusting said digitizing phase so that said digitizer does not digitize said DUT output signal during said noise spikes.
Claim 16
Dependent Claim
38 words
The method in accordance with claim 10 further comprising the step of digitally filtering said output digital data sequence to remove effects of said noise spikes from said output data sequence before analyzing said output digital data sequence.
Claim 17
Dependent Claim
55 words
The method in accordance with claim 12 wherein the step of digitally filtering said output digital data sequence comprises the substeps of: converting said output digital data sequence to a second digital data sequence representing said DUT output signal in a frequency domain; and removing effects of said noise from said second digital data sequence.
References Cited (Backward Citations)
US4290313A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-15 | 2002-09-14 | 2003-03-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-15 | 2006-09-14 | 2007-03-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-15 | 2010-09-14 | 2011-03-16 | $7700.00 | Window Closed / Lapsed |