Patent US4337122A successfully refreshed from Google Patents.
Patent US5880609A successfully refreshed from Google Patents.
US5880609A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Non-blocking multiple phase clocking scheme for dynamic logic
Assignee: Oracle America Inc
•
Filing: 1997-01-23
•
Granted: 1999-03-09
•
Expires: 2017-01-23
Abstract
Abstract A non-blocking multiple-phase clocking system for use with dynamic logic provides clock phases with overlapping evaluation phases to a circuit including a several cascaded dynamic logic gates. The circuit also includes a first flip-flop that is coupled to provide input signal(s) to the first dynamic logic gate of the cascade and a second flip-flop that is coupled to receive output signal(s) from the last dynamic logic gate of the cascade. Through the use of the overlapping evaluation phases and proper assignment of the clock signals to the dynamic logic gates, the output signal(s) generated by the dynamic logic gates receiving a particular clock phase are used as input signals to the dynamic logic gates receiving the next clock phase. Because of the overlapping of the clock phases, no latch is used. The clock phases are assigned to a particular dynamic logic gate so that the this dynamic logic gate enters the evaluation phase before the input signal(s) to the particular dynamic logic gate arrives (i.e., a "non-blocking") manner so that delay through the dynamic logic circuit can be minimized. To ensure that valid output signals are received by the dynamic logic gates receiving the next clock phase, the clock phases are assigned so that this particular dynamic logic gate receives its input signal(s) before the start of the evaluation phase of any subsequent clock phase.
Inventors
- 👤 Edgardo F. Klass
- 👤 David W. Poole
- 👤 Gary R. Gouldsberry
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 05:38
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/096; H03K19/0963; H03K19/003; H03K19/00323; H03K3/00; H03K3/02; H03K3/353; H03K3/356; H03K3/356104; H03K3/356113; H03K3/35613; H03K3/356139
Claims Analysis
Total Claims: 25
Claim 1
Independent Claim
200 words
A method for providing clock signals to a circuit including a plurality of only interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of only interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of only interconnected dynamic logic gates, the method comprising: clocking a first dynamic logic gate of the plurality of only interconnected dynamic logic gates with a first clock signal; and clocking a second dynamic logic gate of the plurality of only interconnected dynamic logic gates with a second clock signal, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal by a first evaluation overlap time period; and clocking a third dynamic logic gate of the plurality of only interconnected dynamic logic gates with a third clock signal, said third clock signal lagging said second clock signal, wherein, within one cycle time, said evaluation phase of said second clock signal overlaps an evaluation phase of said third clock signal by a second evaluation overlap time period.
Claim 2
Independent Claim
200 words
A method for providing clock signals to a circuit including a plurality of only interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of only interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of only interconnected dynamic logic gates, the method comprising: clocking a first dynamic logic gate of the plurality of only interconnected dynamic logic gates with a first clock signal; and clocking a second dynamic logic gate of the plurality of only interconnected dynamic logic gates with a second clock signal, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal by a first evaluation overlap time period; and clocking a third dynamic logic gate of the plurality of only interconnected dynamic logic gates with a third clock signal, said third clock signal lagging said second clock signal, wherein, within one cycle time, said evaluation phase of said second clock signal overlaps an evaluation phase of said third clock signal by a second evaluation overlap time period.
Claim 3
Dependent Claim
44 words
The method of claim 1 wherein, within one cycle time, said first dynamic logic gate of the plurality of only interconnected dynamic logic gates receives a leading edge of a latest arriving input signal after receiving a leading edge of said first clock signal.
Claim 4
Dependent Claim
42 words
The method of claim 2 wherein, within one cycle time, said first dynamic logic gate of the plurality of only interconnected dynamic logic gates receives said leading edge of said latest input signal before a leading edge of said second clock signal.
Claim 5
Dependent Claim
61 words
The method of claim 1 wherein said first evaluation overlap time period has a duration at least as great as a minimum input signal pulse width of a kth dynamic logic gate, summed with a propagation delay of a (k-1)th dynamic logic gate and minus a reset time of said (k-1)th dynamic logic gate, k being an integer greater than one.
Claim 6
Dependent Claim
38 words
The method of claim 1 wherein said first evaluation overlap time period is predetermined as a duration having a maximum value for any kth and (k-1)th dynamic logic gates in said plurality of only interconnected dynamic logic gates.
Claim 7
Dependent Claim
121 words
The method of claim 1 wherein i clock signals are provided to the plurality of only interconnected dynamic logic gates, i being an integer greater than one, each clock signal of said i clock signals having overlapping logic high levels portions, said i clock signals including said first, second, and third clock signals, wherein each dynamic logic gate is connected to receive one of said i clock signals so that, within one cycle time, each dynamic logic gate receives a leading edge of a latest arriving input signal after a leading edge of the clock signal received by the dynamic logic gate but before any subsequently occurring leading edge of said i clock signals, i being an integer greater than one.
Claim 8
Dependent Claim
18 words
The method of claim 6 wherein each of said i clock signals has a substantially identical duty cycle.
Claim 9
Dependent Claim
40 words
The method of claim 7 wherein adjacent clock signals of said i clock signals have substantially identical lag periods, except for an initial clock signal of said i clock signals and a last clock signal of said i clock signals.
Claim 10
Dependent Claim
191 words
A structure for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the structure comprising: means for providing a first clock signal to the first and second flip-flops and a first dynamic logic gate of the plurality of interconnected dynamic logic gates; means for providing a second clock signal to a second dynamic logic gate of the plurality of interconnected dynamic logic gates, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal; and means for providing a third clock signal to a third dynamic logic gate of said plurality of interconnected dynamic logic gates, said third clock signal lagging said second clock signal, wherein, within one cycle time, said evaluation phase of said second clock signal overlaps an evaluation phase of said third clock signal.
Claim 11
Dependent Claim
191 words
A structure for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the structure comprising: means for providing a first clock signal to the first and second flip-flops and a first dynamic logic gate of the plurality of interconnected dynamic logic gates; means for providing a second clock signal to a second dynamic logic gate of the plurality of interconnected dynamic logic gates, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal; and means for providing a third clock signal to a third dynamic logic gate of said plurality of interconnected dynamic logic gates, said third clock signal lagging said second clock signal, wherein, within one cycle time, said evaluation phase of said second clock signal overlaps an evaluation phase of said third clock signal.
Claim 12
Dependent Claim
42 words
The structure of claim 9 wherein, within one cycle time, said first dynamic logic gate of the plurality of interconnected dynamic logic gates receives a leading edge of a latest input signal after receiving a leading edge of said first clock signal.
Claim 13
Dependent Claim
41 words
The structure of claim 9 wherein, within one cycle time, said first dynamic logic gate of the plurality of interconnected dynamic logic gates receives said leading edge of said latest input signal before a leading edge of said second clock signal.
Claim 14
Dependent Claim
52 words
The structure of claim 9 wherein said first dynamic logic gate of the plurality of interconnected dynamic logic gates, in outputting an output signal, has a propagation delay greater than a time period defined by said leading edge of said latest input signal and said leading edge of said second clock signal.
Claim 15
Dependent Claim
35 words
The structure of claim 12 wherein said propagation delay is less than an overlap time period defined by said leading edge of said second clock signal and a trailing edge of said first clock signal.
Claim 16
Dependent Claim
61 words
The structure of claim 13 wherein said overlap time period has a duration at least as great as said propagation delay summed with a largest hold time required of any dynamic logic gate of the plurality of interconnected dynamic logic gates coupled to receive said output signal of said first dynamic logic gate of the plurality of interconnected dynamic logic gates.
Claim 17
Dependent Claim
278 words
A circuit comprising: a clock generator, wherein said clock generator is configured to output k clock signals CK 1 , . . . , CK k , k being an integer greater than one, a clock period of said clock signal CK 1 defining a cycle time, said k clock signals each having a precharge phase and an evaluation phase, a leading edge of each of said k clock signals initiating each said evaluation phase, wherein the leading edge of a clock signal CK i occurs between the leading edges of clock signals CK i-1 and CK i+1 , i being an integer within the range of one and k, inclusive, so that said evaluation phases having overlapping portions; a first flip-flop coupled to receive one of said k clock signals; a plurality of cascaded dynamic logic gates, each coupled to receive one of said k clock signals, wherein said plurality of cascaded dynamic logic gates includes: a first dynamic logic gate coupled to receive an output signal from said first flip-flop, and a last dynamic logic gate coupled to receive an input signal that is dependent from an output signal from said first dynamic logic gate; and a second flip-flop coupled to receive an output signal from said last dynamic logic gate wherein, within one cycle time, each dynamic logic gate of said plurality of cascaded dynamic logic gates is configured to receive the clock signal CK i so that this dynamic logic gate receives a leading edge of a latest arriving input signal after the leading edge of the clock signal CK i occurs and before the leading edge of the clock signal CK i+1 occurs.
Claim 18
Dependent Claim
278 words
A circuit comprising: a clock generator, wherein said clock generator is configured to output k clock signals CK 1 , . . . , CK k , k being an integer greater than one, a clock period of said clock signal CK 1 defining a cycle time, said k clock signals each having a precharge phase and an evaluation phase, a leading edge of each of said k clock signals initiating each said evaluation phase, wherein the leading edge of a clock signal CK i occurs between the leading edges of clock signals CK i-1 and CK i+1 , i being an integer within the range of one and k, inclusive, so that said evaluation phases having overlapping portions; a first flip-flop coupled to receive one of said k clock signals; a plurality of cascaded dynamic logic gates, each coupled to receive one of said k clock signals, wherein said plurality of cascaded dynamic logic gates includes: a first dynamic logic gate coupled to receive an output signal from said first flip-flop, and a last dynamic logic gate coupled to receive an input signal that is dependent from an output signal from said first dynamic logic gate; and a second flip-flop coupled to receive an output signal from said last dynamic logic gate wherein, within one cycle time, each dynamic logic gate of said plurality of cascaded dynamic logic gates is configured to receive the clock signal CK i so that this dynamic logic gate receives a leading edge of a latest arriving input signal after the leading edge of the clock signal CK i occurs and before the leading edge of the clock signal CK i+1 occurs.
Claim 19
Dependent Claim
57 words
The circuit of claim 15 wherein an overlap time period, defined by said leading edge of said clock signal CK i+1 and a trailing edge of said clock signal CK i , has a duration greater than a minimum input signal pulse width required of any dynamic logic gate of the plurality of cascaded dynamic logic gates.
Claim 20
Independent Claim
185 words
A method for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the method comprising: clocking a first dynamic logic gate of the plurality of interconnected dynamic logic gates with a first clock signal; and clocking a second dynamic logic gate of the plurality of interconnected dynamic logic gates with a second clock signal, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal by a first evaluation overlap time period having a duration at least as great as a minimum input signal pulse width of an kth dynamic logic gate, summed with a propagation delay of a (k-1)th dynamic logic gate and minus a reset time of said (k-1)th dynamic logic gate, k being an integer greater than one.
Claim 21
Independent Claim
185 words
A method for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the method comprising: clocking a first dynamic logic gate of the plurality of interconnected dynamic logic gates with a first clock signal; and clocking a second dynamic logic gate of the plurality of interconnected dynamic logic gates with a second clock signal, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal by a first evaluation overlap time period having a duration at least as great as a minimum input signal pulse width of an kth dynamic logic gate, summed with a propagation delay of a (k-1)th dynamic logic gate and minus a reset time of said (k-1)th dynamic logic gate, k being an integer greater than one.
Claim 22
Dependent Claim
186 words
A structure for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the structure comprising: means for providing a first clock signal to the first and second flip-flops and a first dynamic logic gate of the plurality of interconnected dynamic logic gates; and means for providing a second clock signal to a second dynamic logic gate of the plurality of interconnected dynamic logic gates, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal wherein said first dynamic logic gate of the plurality of interconnected dynamic logic gates, in outputting an output signal, has a propagation delay greater than a time period defined by said leading edge of said latest input signal and said leading edge of said second clock signal.
Claim 23
Dependent Claim
186 words
A structure for providing clock signals to a circuit including a plurality of interconnected dynamic logic gates, a first flip-flop coupled to provide one or more input signals to the plurality of interconnected dynamic logic gates and a second flip-flop coupled to receive one or more output signals from the plurality of interconnected dynamic logic gates, the structure comprising: means for providing a first clock signal to the first and second flip-flops and a first dynamic logic gate of the plurality of interconnected dynamic logic gates; and means for providing a second clock signal to a second dynamic logic gate of the plurality of interconnected dynamic logic gates, said second clock signal lagging said first clock signal, wherein, within one cycle time, an evaluation phase of said first clock signal overlaps an evaluation phase of said second clock signal wherein said first dynamic logic gate of the plurality of interconnected dynamic logic gates, in outputting an output signal, has a propagation delay greater than a time period defined by said leading edge of said latest input signal and said leading edge of said second clock signal.
Claim 24
Dependent Claim
35 words
The structure of claim 18 wherein said propagation delay is less than an overlap time period defined by said leading edge of said second clock signal and a trailing edge of said first clock signal.
Claim 25
Dependent Claim
59 words
The structure of claim 19 wherein said overlap time period has a duration at least as great as said propagation delay summed with a largest hold time required of any dynamic logic gate of the plurality of interconnected dynamic logic gates coupled to receive said output signal of said first dynamic logic gate of the plurality of interconnected dynamic
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-08 | 2002-09-07 | 2003-03-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-08 | 2006-09-07 | 2007-03-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-08 | 2010-09-07 | 2011-03-09 | $7700.00 | Window Closed / Lapsed |