Patent US1113808A successfully refreshed from Google Patents.
Patent US5878268A successfully refreshed from Google Patents.
US5878268A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multiprocessing system configured to store coherency state within multiple subnodes of a processing node
Assignee: Oracle America Inc
•
Filing: 1996-07-01
•
Granted: 1999-03-02
•
Expires: 2016-07-01
Abstract
Abstract A computer system including one or more processing nodes, each of which includes one or more subnodes is provided. One of the subnodes (the controller subnode) manages the interface between the processing node and the remainder of the computer system. Other subnodes (snooper subnodes) are employed to store access rights for coherency units within the memory. The processing node's memory is logically divided into portions, and each subnode stores access rights for a particular memory portion. When a transaction is initiated within the processing node, the subnode storing the access rights for the coherency unit affected by the transaction analyzes the access rights and determines if the transaction may complete locally within the processing node. If coherency activity is required, the subnode asserts an ignore signal causing the transaction to be omitted while coherency activity is performed to acquire sufficient access rights. The access rights are updated concurrent with reissue of a transaction for which coherency activity is performed. In this manner, the updated access rights are available to subsequent transactions even though the access rights may be stored in a different subnode than the controller subnode (which performs the reissue transaction). In one embodiment, the updated access rights are conveyed within one of the address phases of the reissue transaction. A bytemask field within one of the address phases is used.
Inventors
- 👤 Erik E. Hagersten
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 17:18
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/0802; G06F12/0806; G06F12/0815; G06F12/0817; G06F12/0813; G06F2212/00; G06F2212/25; G06F2212/254; G06F2212/2542
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
81 words
A method for completing a transaction in a processing node of a multiprocessing computer system, comprising: reissuing said transaction within said processing node upon completion of coherency activity performed with respect to said transaction; broadcasting within said processing node a coherency state corresponding to a coherency unit affected by said transaction concurrent with said reissuing; and recording said coherency state in a position within a table of coherency states within said processing node, wherein said position corresponds to said coherency unit.
Claim 2
Independent Claim
81 words
A method for completing a transaction in a processing node of a multiprocessing computer system, comprising: reissuing said transaction within said processing node upon completion of coherency activity performed with respect to said transaction; broadcasting within said processing node a coherency state corresponding to a coherency unit affected by said transaction concurrent with said reissuing; and recording said coherency state in a position within a table of coherency states within said processing node, wherein said position corresponds to said coherency unit.
Claim 3
Dependent Claim
28 words
The method as recited in claim 1 wherein said coherency state is indicative of an access right accorded to said processing node with respect to said coherency unit.
Claim 4
Dependent Claim
19 words
The method as recited in claim 1 wherein said reissuing is performed upon a bus within said processing node.
Claim 5
Dependent Claim
21 words
The method as recited in claim 3 wherein said broadcasting is initiated and delivered upon said bus within said processing node.
Claim 6
Dependent Claim
41 words
The method as recited in claim 4 wherein said reissuing is performed by a first subnode within said processing node, wherein said first subnode is configured to communicate between said processing node and other processing nodes within said multiprocessing computer system.
Claim 7
Dependent Claim
16 words
The method as recited in claim 5 wherein said broadcasting is performed by said first subnode.
Claim 8
Dependent Claim
38 words
The method as recited in claim 6 wherein said recording is performed by a second subnode coupled to said bus, wherein said second subnode includes a first processing unit, a first memory unit, and a first cache unit.
Claim 9
Dependent Claim
54 words
The method as recited in claim 7 further comprising issuing a second transaction affecting said coherency unit subsequent to said reissuing, wherein said second subnode responds in accordance with said coherency state received in said recording, wherein said second subnode includes a first processing unit, a first memory unit, and a first cache unit.
Claim 10
Independent Claim
98 words
A system interface comprising: a first subnode configured to communicate between a local bus of a processing node and a network, and configured to store a first plurality of coherency states corresponding to a first plurality of coherency units; and a second subnode coupled to said local bus, wherein said second subnode is configured to store a second plurality of coherency states corresponding to a second plurality of coherency units stored within said processing node, wherein said first subnode and said second subnode each include a first processing unit, a first memory unit, and a first cache unit.
Claim 11
Independent Claim
98 words
A system interface comprising: a first subnode configured to communicate between a local bus of a processing node and a network, and configured to store a first plurality of coherency states corresponding to a first plurality of coherency units; and a second subnode coupled to said local bus, wherein said second subnode is configured to store a second plurality of coherency states corresponding to a second plurality of coherency units stored within said processing node, wherein said first subnode and said second subnode each include a first processing unit, a first memory unit, and a first cache unit.
Claim 12
Dependent Claim
35 words
The system interface as recited in claim 9 further comprising a third subnode configured to store a third plurality of coherency states corresponding to a third plurality of coherency units stored within said processing node.
Claim 13
Dependent Claim
62 words
The system interface as recited in claim 9 wherein said first subnode is further configured to reissue a transaction on said local bus upon completion of coherency activity associated with said transaction via said network, and wherein said first subnode is further configured to concurrently broadcast a coherency state corresponding to a coherency unit affected by said transaction on said local bus.
Claim 14
Dependent Claim
35 words
The system interface as recited in claim 11 wherein said second subnode is further configured to capture and store said coherency state if said coherency unit is one of said first plurality of coherency units.
Claim 15
Dependent Claim
21 words
The system interface as recited in claim 11 wherein said transaction comprises a first address phase and a second address phase.
Claim 16
Dependent Claim
25 words
The system interface as recited in claim 13 wherein said first address phase and said second address phase are performed on consecutive bus clock cycles.
Claim 17
Dependent Claim
17 words
The system interface as recited in claim 14 wherein said second address phase includes said coherency state.
Claim 18
Dependent Claim
23 words
The system interface as recited in claim 15 wherein said coherency state is specified via a bytemask field of said second address phase.
Claim 19
Dependent Claim
29 words
The system interface as recited in claim 16 wherein said bytemask includes an indicate that said transaction is immune to assertion of an ignore signal upon said local bus.
Claim 20
Dependent Claim
48 words
The system interface as recited in claim 9 wherein said second subnode is configured to assert an ignore signal if a transaction is performed and a corresponding coherency state stored within said second subnode indicates that said processing node has insufficient access rights to an affected coherency unit.
Claim 21
Dependent Claim
48 words
The system interface as recited in claim 18 wherein said second subnode is further configured to assert a second signal upon a second signal line coupled to said first subnode, and wherein said second signal informs said first subnode that said second subnode is asserting said ignore signal.
Claim 22
Dependent Claim
141 words
A computer system comprising: a network; and a first processing node coupled to said network, said first processing node including: a first controller subnode configured to effectuate communication upon said network and to reissue a transaction for which said communication is effectuated upon completion of said communication, and further to broadcast a coherency state achieved via said communication; and a first snooper subnode configured to store a first plurality of coherency states corresponding to a first plurality of coherency units stored within said first processing node, wherein said first snooper subnode is configured to capture said coherency state broadcast by said first controller subnode if said coherency state is one of said plurality of coherency states, wherein said first controller subnode and said first snooper subnode each includes a first processing unit, a first memory unit, and a first cache unit.
Claim 23
Dependent Claim
141 words
A computer system comprising: a network; and a first processing node coupled to said network, said first processing node including: a first controller subnode configured to effectuate communication upon said network and to reissue a transaction for which said communication is effectuated upon completion of said communication, and further to broadcast a coherency state achieved via said communication; and a first snooper subnode configured to store a first plurality of coherency states corresponding to a first plurality of coherency units stored within said first processing node, wherein said first snooper subnode is configured to capture said coherency state broadcast by said first controller subnode if said coherency state is one of said plurality of coherency states, wherein said first controller subnode and said first snooper subnode each includes a first processing unit, a first memory unit, and a first cache unit.
Claim 24
Dependent Claim
30 words
The computer system as recited in claim 20 wherein said controller subnode is configured to store a second plurality of coherency states corresponding to a second plurality of coherency units.
References Cited (Backward Citations)
US4648030A
Cited
US5446841A
Cited
US5428803A
Cited
US5522058A
Cited
US5606686A
Cited
US5577204A
Cited
US5613071A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-01 | 2002-08-31 | 2003-03-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-01 | 2006-08-31 | 2007-03-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-01 | 2010-08-31 | 2011-03-02 | $7700.00 | Window Closed / Lapsed |