US5878051A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Assembly-level bist using field-programmable gate array
Assignee: Lockheed Martin Corp
•
Filing: 1997-02-05
•
Granted: 1999-03-02
•
Expires: 2017-02-05
Abstract
Abstract An assembly of logic devices intercommunicates, at least in part, by way of a data and address bus, which may not be accessible from outside the assembly. Consequently, the various logic devices, such as memories and other logic functions, cannot be directly tested. The assembly includes a field-programmable gate array (FPGA), which is programmed to perform a particular function during normal operation of the assembly. The FPGA is reconfigured during a test mode of operation into a built-in self-test (BIST) device capable of testing the various logic devices, without requiring significantly more resources on the assembly.
Inventors
- 👤 Shanti Swaroop Sharma
- 👤 Richard James Tarzaiski
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 19:21
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318533
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
265 words
An assemblage of electronic equipments including built-in self-test adaptable for use with an external test bus which is external to said assemblage, said assemblage comprising; at least a portion of a communication bus, said portion including at least address/data portions, at least part of said portion of said communication bus not being directly accessible from locations external to the assemblage: a first apparatus for performing a first logical function, said first apparatus being coupled to said communication bus, said first apparatus having a known input-output characteristic when operating properly; a second apparatus for performing a second logical function, said second apparatus being coupled to said communication bus, said second apparatus having a known input-output characteristic, different from that of said first apparatus, when operating properly; a field-programmable gate array coupled to said communication bus, said field-programmable gate array including an external test bus port adapted to be coupled to said external test bus, said field-programmable gate array being reconfigurable in response to test signals applied to said external test bus port to function in at least first and second modes, said first mode being one in which test signals are applied over said communication bus to said first apparatus, and response signals generated by said first apparatus are compared with a known response to determine the functional state of said first apparatus, and said second mode being one in which test signals are applied over said communication bus to said second apparatus, and response signals generated by said second apparatus are compared with a known response to determine the functional state of said second apparatus.
Claim 2
Dependent Claim
265 words
An assemblage of electronic equipments including built-in self-test adaptable for use with an external test bus which is external to said assemblage, said assemblage comprising; at least a portion of a communication bus, said portion including at least address/data portions, at least part of said portion of said communication bus not being directly accessible from locations external to the assemblage: a first apparatus for performing a first logical function, said first apparatus being coupled to said communication bus, said first apparatus having a known input-output characteristic when operating properly; a second apparatus for performing a second logical function, said second apparatus being coupled to said communication bus, said second apparatus having a known input-output characteristic, different from that of said first apparatus, when operating properly; a field-programmable gate array coupled to said communication bus, said field-programmable gate array including an external test bus port adapted to be coupled to said external test bus, said field-programmable gate array being reconfigurable in response to test signals applied to said external test bus port to function in at least first and second modes, said first mode being one in which test signals are applied over said communication bus to said first apparatus, and response signals generated by said first apparatus are compared with a known response to determine the functional state of said first apparatus, and said second mode being one in which test signals are applied over said communication bus to said second apparatus, and response signals generated by said second apparatus are compared with a known response to determine the functional state of said second apparatus.
Claim 3
Dependent Claim
32 words
An assemblage according to claim 1, wherein said first apparatus comprises a memory having a memory dimension, and said second apparatus comprises a memory having a different value of said memory dimension.
Claim 4
Dependent Claim
85 words
An assemblage according to claim 1, wherein said field-programmable gate array, when configured in one of said first and second modes, includes: a built-in self-test controller for one of said first and second apparatuses, which generates said test signals including at least addresses and data words, and which compares said data words with said response signals; and coupling means coupled to said built-in self-test controller and to said address/data portions of said communication bus, for coupling said test signals to said first and second apparatuses.
Claim 5
Dependent Claim
38 words
An assemblage according to claim 3, wherein said coupling means further comprises means coupled to said communication bus, for coupling enabling signals to that one of said first and second apparatuses to be tested, but not to both.
Claim 6
Independent Claim
314 words
A method for operating an assemblage of apparatuses for performing logical functions, including a field-programmable gate array, which intercommunicate by means of a communication bus including an address/data bus portion, in which at least said address/data bus portion of said communication bus is not accessible from the exterior of said assemblage, said method comprising the steps of: configuring said field-programmable gate array into a configuration adapted to perform a particular function which is not self-test during a normal operating mode of said assemblage; operating said assemblage in said normal operating mode, with said field-programmable gate array configured to perform said particular function; following said step of operating said assemblage in said normal mode, reconfiguring said field-programmable gate array into a configuration for testing a first type of apparatus for performing a logical function which is coupled to said communication bus; operating said assemblage, including said field-programmable gate array configured for testing said first type of apparatus for performing a logical function, in a manner which tests one of said first apparatuses for performing a logical function; after said step of reconfiguring said field-programmable gate array for testing said first type of apparatus for performing a logical function, reconfiguring said field-programmable gate array into one of (a) said configuration adapted to perform a particular function which is not self-test and (b) a configuration for testing a second type of apparatus for performing a logical function which is coupled to said communication bus; and operating said assemblage, including said field-programmable gate array configured as one of (a) said configuration adapted to perform a particular function which is not self-test and (b) a configuration for testing a second type of apparatus for performing a logical function which is coupled to said communication bus, in one of (a) said normal mode and (b) in a manner which tests one of said second apparatuses for performing a logical function.
Claim 7
Independent Claim
314 words
A method for operating an assemblage of apparatuses for performing logical functions, including a field-programmable gate array, which intercommunicate by means of a communication bus including an address/data bus portion, in which at least said address/data bus portion of said communication bus is not accessible from the exterior of said assemblage, said method comprising the steps of: configuring said field-programmable gate array into a configuration adapted to perform a particular function which is not self-test during a normal operating mode of said assemblage; operating said assemblage in said normal operating mode, with said field-programmable gate array configured to perform said particular function; following said step of operating said assemblage in said normal mode, reconfiguring said field-programmable gate array into a configuration for testing a first type of apparatus for performing a logical function which is coupled to said communication bus; operating said assemblage, including said field-programmable gate array configured for testing said first type of apparatus for performing a logical function, in a manner which tests one of said first apparatuses for performing a logical function; after said step of reconfiguring said field-programmable gate array for testing said first type of apparatus for performing a logical function, reconfiguring said field-programmable gate array into one of (a) said configuration adapted to perform a particular function which is not self-test and (b) a configuration for testing a second type of apparatus for performing a logical function which is coupled to said communication bus; and operating said assemblage, including said field-programmable gate array configured as one of (a) said configuration adapted to perform a particular function which is not self-test and (b) a configuration for testing a second type of apparatus for performing a logical function which is coupled to said communication bus, in one of (a) said normal mode and (b) in a manner which tests one of said second apparatuses for performing a logical function.
References Cited (Backward Citations)
US5623501A
Cited
US5381348A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-03-01 | 2002-08-31 | 2003-03-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-03-01 | 2006-08-31 | 2007-03-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-03-01 | 2010-08-31 | 2011-03-02 | $7700.00 | Window Closed / Lapsed |