← Back to Patent Explorer
US5877537A Expired / Lapsed US ⏱️ 0.0 years remaining

Semiconductor device having first transistor rows with second transistor rows connected therebetween

Assignee: Sharp Corp
•
Filing: 1996-06-18
•
Granted: 1999-03-02
•
Expires: 2016-06-18
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A semiconductor device comprises: a plurality of first transistor rows each including a plurality of first transistors connected in series; and a plurality of second transistor rows provided between the first transistor rows and each including a plurality of second transistors; wherein a source/drain region of one first transistor in one first transistor row is connected to a source/drain region of another first transistor in another first transistor row through a second transistor.

Inventors

  • 👤 Hitoshi Aoki

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 09:43
CPC Classifications
H; H10; H10B; H10B20/00; H10B20/27; H10B20/40; H10B69/00

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 78 words
A semiconductor device comprising: a plurality of first transistor rows each including a plurality of first transistors connected in series; and a plurality of second transistor rows provided between the first transistor rows and each including a plurality of second transistors; wherein a source/drain region of one first transistor in one first transistor row is connected to a source/drain region of another first transistor in another first transistor row by a second transistor in the second transistor row.
Claim 2
Dependent Claim 78 words
A semiconductor device comprising: a plurality of first transistor rows each including a plurality of first transistors connected in series; and a plurality of second transistor rows provided between the first transistor rows and each including a plurality of second transistors; wherein a source/drain region of one first transistor in one first transistor row is connected to a source/drain region of another first transistor in another first transistor row by a second transistor in the second transistor row.
Claim 3
Dependent Claim 60 words
A semiconductor device as set forth in claim 1, wherein said one first transistor in said one first transistor row is disposed adjacent to said another first transistor in said another first transistor row, and the second transistor connected to said one and another first transistors is disposed between said one first transistor row and said another first transistor row.
Claim 4
Dependent Claim 26 words
A semiconductor device as set forth in claim 1, wherein at least one of the first transistors and the second transistors are of floating gate type.
Claim 5
Dependent Claim 175 words
A semiconductor device comprising: a plurality of first word lines disposed on a semiconductor substrate with intervention of a first gate insulating film and extending parallel to each other in a first direction; a plurality of first transistors each having a gate electrode connected to a corresponding one of the first word lines; a plurality of second word lines disposed between the first word lines with intervention of a second insulating film and extending in the first direction; a plurality of second transistors each having a gate electrode connected to a corresponding one of the second word lines; wherein the first transistors each share a source/drain region of an adjacent first transistor juxtaposed thereto in a second direction perpendicular to the first direction, and the second transistors each share a source/drain region of an adjacent second transistor juxtaposed thereto in the first direction; and source/drain regions of the first transistors are formed in the semiconductor substrate below the second word lines, and the first transistors each share a source/drain region of an adjacent second transistor.
Claim 6
Dependent Claim 175 words
A semiconductor device comprising: a plurality of first word lines disposed on a semiconductor substrate with intervention of a first gate insulating film and extending parallel to each other in a first direction; a plurality of first transistors each having a gate electrode connected to a corresponding one of the first word lines; a plurality of second word lines disposed between the first word lines with intervention of a second insulating film and extending in the first direction; a plurality of second transistors each having a gate electrode connected to a corresponding one of the second word lines; wherein the first transistors each share a source/drain region of an adjacent first transistor juxtaposed thereto in a second direction perpendicular to the first direction, and the second transistors each share a source/drain region of an adjacent second transistor juxtaposed thereto in the first direction; and source/drain regions of the first transistors are formed in the semiconductor substrate below the second word lines, and the first transistors each share a source/drain region of an adjacent second transistor.
Claim 7
Dependent Claim 64 words
A semiconductor device as set forth in claim 4, wherein the semiconductor substrate has a plurality of trenches extending parallel to each other in the first direction; the first word lines are formed on side walls of the respective trenches and the second word lines are formed on top face portions of the semiconductor substrate between the trenches and on bottoms of the trenches.
Claim 8
Dependent Claim 67 words
A semiconductor device as set forth in claim 4, wherein the semiconductor substrate has a plurality of trenches extending parallel to each other in the first direction; the second word lines are formed on the side walls of the respective trenches and the first word lines are formed on the top face portions of the semiconductor substrate between the trenches and on the bottoms of the trenches.

References Cited (Backward Citations)

US4989055A Cited
JPH0410653A Cited
US5258634A Cited
US5330924A Cited
US5453637A Cited
US5572056A Cited
US5721698A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-03-01 2002-08-31 2003-03-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-03-01 2006-08-31 2007-03-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-03-01 2010-08-31 2011-03-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag