US4989055A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dynamic random access memory cell
Assignee: Texas Instruments Inc
•
Filing: 1989-06-15
•
Granted: 1991-01-29
•
Expires: 2009-06-15
Abstract
Abstract The described embodiments of the present invention provide a dynamic random access memory cell and array. The memory cell provides a three transistor storage device where the storage signal is stored on the gate of a storage transistor. All three transistors are integrated into a trench thereby providing the density equal to that of the densest of modern day DRAM cells. By using the three transistor concept, the first embodiment of the present invention provides a gain for the stored charge. Because the storage transistor amplifies the stored charge, the reduced capacitance of ultra-dense DRAM cells is overcome and adequate data sensing may be accomplished using capacitances much smaller than those useful in the single transistor, single capacitor DRAM cell.
Inventors
- 👤 Donald J. Redwine
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 16:39
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/60; H10D30/63; H10B; H10B12/00
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
241 words
A device comprising: a substrate having a first conductivity type and having a trench formed therein; a first doped region formed in said substrate at a surface of said trench having a second conductivity type opposite said first conductivity type; a first channel region in said substrate at a surface of said trench, said first channel region being adjacent to said first doped region; a first gate formed in said trench controlling the conductivity of said first channel region, said first gate conductively connected to a surface of said substrate; a second doped region formed in said substrate at the intersection of said trench and a major surface of said substrate, said second doped region having said second conductivity type; a second channel region formed in said substrate at a surface of said trench, said second channel region being interposed between said second doped region and said first gate; a second gate formed in said trench controlling the conductivity of said second channel region; a third doped region formed in said substrate at an intersection between said trench and said major surface of said substrate, said third doped region being separated from said second doped region; a third channel region formed in said substrate at a surface of said trench, said third channel region being interposed between said third doped region and said first gate; and a third gate formed in said trench controlling the conductivity of said third channel region.
Claim 2
Independent Claim
241 words
A device comprising: a substrate having a first conductivity type and having a trench formed therein; a first doped region formed in said substrate at a surface of said trench having a second conductivity type opposite said first conductivity type; a first channel region in said substrate at a surface of said trench, said first channel region being adjacent to said first doped region; a first gate formed in said trench controlling the conductivity of said first channel region, said first gate conductively connected to a surface of said substrate; a second doped region formed in said substrate at the intersection of said trench and a major surface of said substrate, said second doped region having said second conductivity type; a second channel region formed in said substrate at a surface of said trench, said second channel region being interposed between said second doped region and said first gate; a second gate formed in said trench controlling the conductivity of said second channel region; a third doped region formed in said substrate at an intersection between said trench and said major surface of said substrate, said third doped region being separated from said second doped region; a third channel region formed in said substrate at a surface of said trench, said third channel region being interposed between said third doped region and said first gate; and a third gate formed in said trench controlling the conductivity of said third channel region.
Claim 3
Dependent Claim
34 words
A device as in claim 1, further comprising: a fourth doped region formed in said substrate adjacent to said third channel region, said first gate being in physical contact with said fourth doped region.
Claim 4
Dependent Claim
21 words
A device as in claim 1, wherein said first gate is separated from said first channel region by a dielectric layer.
Claim 5
Dependent Claim
13 words
A device as in claim 3, where said dielectric layer comprises silicon dioxide.
Claim 6
Dependent Claim
29 words
A device as in claim 3, where said dielectric comprises a multilayer structure including at least one layer of silicon dioxide and at least one layer of silicon nitride.
Claim 7
Dependent Claim
258 words
A random access memory comprising: a plurality of memory cells formed in a regular array in a substrate, each cell comprising: a trench formed in said substrate, said substrate having a first conductivity type; a first doped region formed in said substrate at a surface of said trench having a second conductivity type opposite said first conductivity type; a first channel region in said substrate at a surface of said trench, said first channel region being adjacent to said first doped region; a first gate formed in said trench controlling the conductivity of said first channel region, said first gate conducter connected to a surface of said substrate; a second doped region formed in said substrate at the intersection of said trench and a major surface of said substrate, said second doped region having said second conductivity; a second channel region formed in said substrate at a surface of said trench, said second channel region being interposed between said second doped region and said first gate; a second gate formed in said trench controlling the conductivity of said second channel region; a third doped region formed in said substrate at an intersection between said trench and said major surface of said substrate, said third doped region being separated from said second doped region; a third channel region formed in said substrate at a surface of said trench, said third channel region being interposed between said third doped region and said first gate; and a third gate formed in said trench controlling the conductivity of said third channel region.
Claim 8
Dependent Claim
258 words
A random access memory comprising: a plurality of memory cells formed in a regular array in a substrate, each cell comprising: a trench formed in said substrate, said substrate having a first conductivity type; a first doped region formed in said substrate at a surface of said trench having a second conductivity type opposite said first conductivity type; a first channel region in said substrate at a surface of said trench, said first channel region being adjacent to said first doped region; a first gate formed in said trench controlling the conductivity of said first channel region, said first gate conducter connected to a surface of said substrate; a second doped region formed in said substrate at the intersection of said trench and a major surface of said substrate, said second doped region having said second conductivity; a second channel region formed in said substrate at a surface of said trench, said second channel region being interposed between said second doped region and said first gate; a second gate formed in said trench controlling the conductivity of said second channel region; a third doped region formed in said substrate at an intersection between said trench and said major surface of said substrate, said third doped region being separated from said second doped region; a third channel region formed in said substrate at a surface of said trench, said third channel region being interposed between said third doped region and said first gate; and a third gate formed in said trench controlling the conductivity of said third channel region.
Claim 9
Dependent Claim
34 words
A device as in claim 6, further comprising: a fourth doped region formed in said substrate adjacent to said third channel region, said first gate being in physical contact with said fourth doped region.
Claim 10
Dependent Claim
21 words
A device as in claim 6, wherein said first gate is separated from said first channel region by a dielectric layer.
Claim 11
Dependent Claim
13 words
A device as in claim 8, where said dielectric layer comprises silicon dioxide.
Claim 12
Dependent Claim
29 words
A device as in claim 8, where said dielectric comprises a multilayer structure including at least one layer of silicon dioxide and at least one layer of silicon nitride.
References Cited (Backward Citations)
JPS6122665A
Cited
US4673962A
Cited
JPS61285753A
Cited
JPS62269363A
Cited
US4769786A
Cited
JPS6350056A
Cited
JPS6372150A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1994-01-28 | 1994-07-30 | 1995-01-29 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1998-01-28 | 1998-07-30 | 1999-01-29 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2002-01-28 | 2002-07-30 | 2003-01-29 | $7700.00 | Window Closed / Lapsed |