Patent US5875336A successfully refreshed from Google Patents.
US5875336A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and system for translating a non-native bytecode to a set of codes native to a processor within a computer system
Assignee: International Business Machines Corp
•
Filing: 1997-03-31
•
Granted: 1999-02-23
•
Expires: 2017-03-31
Abstract
Abstract A method and system for translating a non-native bytecode to a set of codes native to a processor within a computer system is disclosed. In accordance with the method and system of the present invention, a computer system capable of translating non-native instructions to a set of native instructions is provided that comprises a system memory, a processor, and an instruction set convertor. The system memory is utilized to store non-native instructions and groups of unrelated native instructions. The processor is only capable of processing native instructions. The instruction set convertor, coupled between the system memory and the processor, includes a semantics table and an information table. In response to an instruction fetch from the processor for a non-native instruction in the system memory, the instruction set convertor translates the non-native instruction to a set of native instructions for the processor by accessing both the semantics table and the information table.
Inventors
- 👤 John Edward Dickol
- 👤 Bernard Charles Drerup
- 👤 James Michael Stafford
- 👤 Wendel Glenn Voigt
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-07 13:06
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/44; G06F9/455; G06F9/45504
Claims Analysis
Total Claims: 18
Claim 1
Independent Claim
135 words
A computer system capable of translating a plurality of non-native instructions to a plurality of native instructions, said computer system comprising: a system memory for storing said non-native instruction and an unrelated set of plurality of native instructions; a processor for processing said plurality of native instructions; an instruction set convertor coupled between said system memory and said processor, said instruction set convertor comprising: a semantics table, an information table, a generate branch module, a generate operand module; and an instruction set translator for translating said non-native instruction to said plurality of native instructions for said processor by accessing said semantics table and said information table in conjunction with said generate branch module and said generate operand module, in response to an instruction fetch from said processor for said non-native instruction in said system memory.
Claim 2
Dependent Claim
135 words
A computer system capable of translating a plurality of non-native instructions to a plurality of native instructions, said computer system comprising: a system memory for storing said non-native instruction and an unrelated set of plurality of native instructions; a processor for processing said plurality of native instructions; an instruction set convertor coupled between said system memory and said processor, said instruction set convertor comprising: a semantics table, an information table, a generate branch module, a generate operand module; and an instruction set translator for translating said non-native instruction to said plurality of native instructions for said processor by accessing said semantics table and said information table in conjunction with said generate branch module and said generate operand module, in response to an instruction fetch from said processor for said non-native instruction in said system memory.
Claim 3
Dependent Claim
54 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said semantics table further includes a plurality of sets of entries, wherein each of said plurality of sets of entries contains a plurality of native instructions that correspond to a non-native instruction.
Claim 4
Dependent Claim
69 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said information table further comprises a first field for indicating a length of said non-native instruction, a second field for indicating a length of said native instructions, and a third field for indicating whether or not a native instruction in said semantic table is a branch instruction.
Claim 5
Dependent Claim
56 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a means for passing said plurality of native instructions directly from said semantics table to said processor when said instruction fetch is for a simple one-byte non-native instruction.
Claim 6
Dependent Claim
82 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a means for passing a native load immediate instruction to said processor when said instruction fetch is for a simple multi-byte non-native instruction, wherein said native load immediate instruction is generated by combining an opcode from an entry in said semantic table with an operand from said non-native instruction, within said generate operand module.
Claim 7
Dependent Claim
50 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a means for invoking a subroutine call to an appropriate native subroutine when said instruction fetch is for a complex non-native instruction.
Claim 8
Dependent Claim
81 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a means for passing a native branch instruction to said processor when said instruction fetch is for a non-native branch instruction, wherein said native branch instruction is generated by combining an opcode from an entry in said semantic table with an offset related to said non-native branch instruction, within said generate branch module.
Claim 9
Dependent Claim
43 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a means for packing more than one non-native instruction within a block of address space.
Claim 10
Dependent Claim
113 words
The computer system capable of translating a plurality of non-native instructions to a plurality of native instructions according to claim 1, wherein said instruction set convertor further includes a dividing means for dividing said plurality of native instructions into a plurality of fixed-size blocks, wherein each of said fixed-size blocks includes a plurality of native instructions, and a block-to-block branch native instruction, wherein said block-to-block branch native instruction is generated by combining an opcode from said instruction set convertor with an offset related to a division from said dividing means, wherein said offset causes said processor to transfer control from a current subset of native instructions to a subsequent subset of native instructions.
Claim 11
Independent Claim
109 words
A method for translating a plurality of non-native instructions to a plurality of native instructions within a computer system, wherein said computer system includes a processor and a system memory, said method comprising the steps of: coupling an instruction set convertor between said system memory and said processor, said instruction set convertor comprising: a semantics table, an information table, a generate branch module, a generate operand module, an instruction set translator, and accessing said semantics table and said information table in conjunction with said generate branch module and said generate operand module, in response to an instruction fetch from said processor for said non-native instruction in said system memory.
Claim 12
Independent Claim
109 words
A method for translating a plurality of non-native instructions to a plurality of native instructions within a computer system, wherein said computer system includes a processor and a system memory, said method comprising the steps of: coupling an instruction set convertor between said system memory and said processor, said instruction set convertor comprising: a semantics table, an information table, a generate branch module, a generate operand module, an instruction set translator, and accessing said semantics table and said information table in conjunction with said generate branch module and said generate operand module, in response to an instruction fetch from said processor for said non-native instruction in said system memory.
Claim 13
Dependent Claim
55 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of passing said plurality of native instructions directly from said semantics table to said processor when said instruction fetch is for a simple one-byte non-native instruction.
Claim 14
Dependent Claim
81 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of passing a native load immediate instruction to said processor when said instruction fetch is for a simple multi-byte non-native instruction, wherein said native load immediate instruction is generated by combining an opcode from an entry in said semantic table with an operand from said non-native instruction, within said generate operand module.
Claim 15
Dependent Claim
49 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of invoking a subroutine call to an appropriate native subroutine when said instruction fetch is for a complex non-native instruction.
Claim 16
Dependent Claim
80 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of passing a native branch instruction to said processor when said instruction fetch is for a non-native branch instruction, wherein said native branch instruction is generated by combining an opcode from an entry in said semantic table with an offset related to said non-native branch instruction, within said generate branch module.
Claim 17
Dependent Claim
42 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of packing more than one non-native instruction within a block of address space.
Claim 18
Dependent Claim
108 words
The method for translating a plurality of non-native instructions to a plurality of native instructions within computer system according to claim 10, wherein said method further includes a step of dividing said plurality of native instructions into a plurality of fixed-size blocks, wherein each of said fixed-size blocks includes a plurality of native instructions, and a block-to-block branch native instruction, wherein said block-to-block branch native instruction is generated by combining an opcode from said instruction set convertor with an offset related to said dividing step, wherein said offset causes said processor to transfer control from a current subset of native instructions to a subsequent subset of native instructions.
References Cited (Backward Citations)
US3997895A
Cited
US3955180A
Cited
US4315321A
Cited
US4434462A
Cited
US4450519A
Cited
US5043870A
Cited
US4587612A
Cited
US4763255A
Cited
US5142681A
Cited
US4791558A
Cited
US4901233A
Cited
US5274831A
Cited
US4961141A
Cited
US5241679A
Cited
US5388235A
Cited
US5301198A
Cited
US5355460A
Cited
US5598560A
Cited
US5546552A
Cited
US5490256A
Cited
US5542059A
Cited
US5481684A
Cited
US5574927A
Cited
US5564031A
Cited
US5481693A
Cited
US5560013A
Cited
US5754830A
Cited
US5794049A
Cited
US5805895A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-02-22 | 2002-08-24 | 2003-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-02-22 | 2006-08-24 | 2007-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-02-22 | 2010-08-24 | 2011-02-23 | $7700.00 | Window Closed / Lapsed |