Patent US1314957A successfully refreshed from Google Patents.
Patent US1131176A successfully refreshed from Google Patents.
Patent US5875301A successfully refreshed from Google Patents.
← Back to Patent Explorer
US5875301A Expired / Lapsed US ⏱️ 0.0 years remaining

Method and apparatus for the addition and removal of nodes from a common interconnect

Assignee: Apple Inc
•
Filing: 1997-07-08
•
Granted: 1999-02-23
•
Expires: 2017-07-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic system interconnect. The interconnect includes a first node and a second node coupled to the first node. The interconnect is initially configured to include the first and second nodes. A third node is added to the interconnect after the interconnect is initially configured, and the first node responds to the addition of the third node by initiating a new connect handshake with the third node. The first node begins by transmitting a first signal to the third node. The first node signals that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal. The first node causes the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal.

Inventors

  • 👤 William S. Duckwall
  • 👤 Michael D. Teener

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 21:27
CPC Classifications
H; H04; H04L; H04L12/00; H04L12/28; H04L12/40; H04L12/40052; H04L12/40078; H04L12/46; H04L41/00; H04L41/08; H04L41/0803; H04L41/0806; H04L41/0813; H04L41/0816; H04L41/12; H04L61/00; H04L61/50; H04L61/5038; H04L61/5053; H04L61/5076; H04L61/5092; H04L2101/00; H04L2101/60; H04L2101/604; H04L2101/618; H04L2101/622

Claims Analysis

Total Claims: 10
Claim 1
Independent Claim 208 words
In an electronic system, an interconnect comprising: a first node; a second node coupled to the first node, wherein the interconnect is initially configured to include the first and second nodes; a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal, the third node turning off the second signal and assuming a temporary address upon reconfiguration; and a fourth node, wherein the interconnect is further initially configured to include the first, second, and fourth nodes, the fourth node responding to the first node signaling that the third node has been added to the interconnect by determining the temporary address of the third node and assigning a bus address to the third node; and further wherein the interconnect is reconfigured with the added third node without requiring a reset operation.
Claim 2
Dependent Claim 208 words
In an electronic system, an interconnect comprising: a first node; a second node coupled to the first node, wherein the interconnect is initially configured to include the first and second nodes; a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal, the third node turning off the second signal and assuming a temporary address upon reconfiguration; and a fourth node, wherein the interconnect is further initially configured to include the first, second, and fourth nodes, the fourth node responding to the first node signaling that the third node has been added to the interconnect by determining the temporary address of the third node and assigning a bus address to the third node; and further wherein the interconnect is reconfigured with the added third node without requiring a reset operation.
Claim 3
Dependent Claim 15 words
The interconnect of claim 1, wherein the third signal is equivalent to the first signal.
Claim 4
Dependent Claim 12 words
The interconnect of claim 1, wherein the interconnect is a serial bus.
Claim 5
Dependent Claim 232 words
An electronic system comprising: a first component; a second component; and an interconnect coupled to the first and second components, the interconnect comprising: a first node coupled to the first component; a second node coupled to the first node and the second component, wherein the interconnect is initially configured to include the first and second nodes; a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal, the third node turning off the second signal and assuming a temporary address upon reconfiguration; and a fourth node wherein the interconnect is further initially configured to include the first, second, and fourth nodes, the fourth node responding to the first node signaling that the third node has been added to the interconnect by determining the temporary address of the third node and assigning a bus address to the third node; and further wherein the interconnect is reconfigured with the third node without requiring a reset operation.
Claim 6
Dependent Claim 232 words
An electronic system comprising: a first component; a second component; and an interconnect coupled to the first and second components, the interconnect comprising: a first node coupled to the first component; a second node coupled to the first node and the second component, wherein the interconnect is initially configured to include the first and second nodes; a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing the interconnect to be reconfigured if the third node transmits a third signal in response to receiving the first signal, the third node turning off the second signal and assuming a temporary address upon reconfiguration; and a fourth node wherein the interconnect is further initially configured to include the first, second, and fourth nodes, the fourth node responding to the first node signaling that the third node has been added to the interconnect by determining the temporary address of the third node and assigning a bus address to the third node; and further wherein the interconnect is reconfigured with the third node without requiring a reset operation.
Claim 7
Dependent Claim 16 words
The electronic system of claim 4, wherein the third signal is equivalent to the first signal.
Claim 8
Dependent Claim 13 words
The electronic system of claim 4, wherein the interconnect is a serial bus.
Claim 9
Dependent Claim 177 words
In an electronic system, an interconnect comprising: a first node; a second node coupled to the first node, wherein the interconnect is initially configured to include the first and second nodes; and a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing a reconfiguration of the interconnect if the third node transmits a third signal in response to receiving the first signal, and wherein the reconfiguration caused by the first node does not require a reset signal to be propagated across the interconnect; and wherein the third node assumes a temporary bus address after being added to the interconnect, the temporary bus address used by a bus topology manager to assign a bus address to the third node.
Claim 10
Dependent Claim 177 words
In an electronic system, an interconnect comprising: a first node; a second node coupled to the first node, wherein the interconnect is initially configured to include the first and second nodes; and a third node that is coupled to the interconnect after the interconnect is initially configured, wherein the first node initiates a new connect handshake with the third node by transmitting a first signal to the third node, the first node signaling that the third node has been added to the interconnect if the third node responds to the first signal by transmitting a second signal, the first node causing a reconfiguration of the interconnect if the third node transmits a third signal in response to receiving the first signal, and wherein the reconfiguration caused by the first node does not require a reset signal to be propagated across the interconnect; and wherein the third node assumes a temporary bus address after being added to the interconnect, the temporary bus address used by a bus topology manager to assign a bus address to the third node.

References Cited (Backward Citations)

US4860201A Cited
US5199106A Cited
US4845744A Cited
US5018139A Cited
US5263163A Cited
US5394556A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-02-22 2002-08-24 2003-02-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-02-22 2006-08-24 2007-02-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-02-22 2010-08-24 2011-02-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag