US5875119A — Computer performance monitoring using time-divisi…

Claim 1

Independent Claim 97 words

A performance monitor for collecting a plurality of performance attributes of a circuit, comprising: registering means for latching a plurality of performance attribute signals; output means, coupled to the registering means, for outputting the performance attribute signals latched by the registering means in groups of performance attribute signals, wherein each of the groups is a subset of a total number of the performance attribute signals latched by the registering means; and time division means, coupled to the output means, for enabling the output means to output each of the groups of performance attribute signals at different times.

Claim 2

Dependent Claim 97 words

A performance monitor for collecting a plurality of performance attributes of a circuit, comprising: registering means for latching a plurality of performance attribute signals; output means, coupled to the registering means, for outputting the performance attribute signals latched by the registering means in groups of performance attribute signals, wherein each of the groups is a subset of a total number of the performance attribute signals latched by the registering means; and time division means, coupled to the output means, for enabling the output means to output each of the groups of performance attribute signals at different times.

Claim 3

Dependent Claim 42 words

The performance monitor as in claim 1, further comprising performance attribute identification means for receiving a plurality of input signals, and for analyzing the plurality of signals to identify a particular predefined performance attribute signal to be latched by the registering means.

Claim 4

Dependent Claim 43 words

The performance monitor as in claim 1, further comprising: counting means for counting occurrences of selected input signals; and means, coupled to the counting means, for generating a corresponding performance attribute signal and providing the corresponding performance attribute signal to the registering means.

Claim 5

Dependent Claim 25 words

The performance monitor as in claim 3, further comprising means for selecting a number of the occurrences required before generating the corresponding performance attribute signal.

Claim 6

Dependent Claim 37 words

The performance monitor as in claim 1, further comprising: latch means for storing data provided by selected input signals; and means, coupled to the latch means, for providing a corresponding performance attribute signal to the registering means.

Claim 7

Dependent Claim 40 words

The performance monitor as in claim 5, further comprising latch enable means coupled to the latch means, for enabling the latch means to provide the corresponding performance attribute signal to the registering means upon receipt of a latch enable signal.

Claim 8

Dependent Claim 33 words

The performance monitor as in claim 6, further comprising event trigger means, coupled to the latch enable means, for generating the latch enable signal upon an occurrence of at least one predetermined event.

Claim 9

Dependent Claim 37 words

The performance monitor as in claim 7, further comprising sampling rate control means, coupled to the event trigger means, for assigning the number of the predetermined events that must occur prior to generating the latch enable signal.

Claim 10

Dependent Claim 39 words

The performance monitor as in claim 8, wherein the sampling rate control means comprises control register means for receiving control data corresponding to the number of the predetermined events that must occur prior to generating the latch enable signal.

Claim 11

Dependent Claim 24 words

The performance monitor as in claim 1, wherein hardware embodying the performance monitor is integrated with the circuit being monitored into a common component.

Claim 12

Dependent Claim 22 words

The performance monitor as in claim 1, further comprising mode selection means for selecting between a plurality of performance monitor operation modes.

Claim 13

Dependent Claim 28 words

The performance monitor as in claim 11, wherein the performance monitor operation modes control the speed at which the performance attribute signals are outputted by the output means.

Claim 14

Dependent Claim 30 words

The performance monitor as in claim 11, wherein the performance monitor operation modes control which of a plurality of performance attribute categories is to be outputted by the output means.

Claim 15

Dependent Claim 32 words

The performance monitor as in claim 1, wherein the output means comprises a common output terminal having a plurality of access points to output each of the groups of performance attribute signals.

Claim 16

Dependent Claim 47 words

The performance monitor as in claim 1, wherein the output means comprises multiplexing means for selecting sets of predetermined multiplexer inputs to receive corresponding ones of the performance attribute signals latched by the registering means, and for outputting respective ones of the groups of performance attribute signals.

Claim 17

Dependent Claim 40 words

The performance monitor as in claim 15, wherein the time division means comprises control generation means, coupled to the multiplexing means, for generating control signals to cause the multiplexing means to output the groups of performance attribute signals in succession.

Claim 18

Dependent Claim 44 words

The performance monitor as in claim 16, wherein the control generation means comprises a digital counter having counter outputs to generate the control signals, and wherein each of the groups of performance attribute signals is outputted at a different count of the digital counter.

Claim 19

Dependent Claim 45 words

The performance monitor as in claim 16, wherein the multiplexing means comprises a plurality of multiplexers, each commonly controlled by the control generation means, wherein each of the multiplexers provides one of the performance attribute signals for each of the groups of performance attribute signals.

Claim 20

Dependent Claim 104 words

A performance monitor for monitoring performance parameters of a circuit during real-time operation of the circuit, comprising: a plurality of input registers, each coupled to a different signal path carrying a performance signal to be monitored; an output multiplexer, coupled to receive the performance signals from the plurality of input registers, having a control input and a plurality of output signals; and a control circuit coupled to the control input of the output multiplexer to generate control signals and provide the control signals to the control input, wherein the control signals control which of the performance signals will be outputted at a particular time.

Claim 21

Dependent Claim 104 words

A performance monitor for monitoring performance parameters of a circuit during real-time operation of the circuit, comprising: a plurality of input registers, each coupled to a different signal path carrying a performance signal to be monitored; an output multiplexer, coupled to receive the performance signals from the plurality of input registers, having a control input and a plurality of output signals; and a control circuit coupled to the control input of the output multiplexer to generate control signals and provide the control signals to the control input, wherein the control signals control which of the performance signals will be outputted at a particular time.

Claim 22

Dependent Claim 46 words

The performance monitor of claim 18, wherein the control circuit comprises a plurality of control outputs to generate a plurality of the control signals, and wherein each of the control signals causes a different group of the performance signals to be outputted by the output multiplexer.

Claim 23

Dependent Claim 29 words

The performance monitor of claim 20, wherein each of the control signals further causes each of the different groups of the performance signals to be outputted at different times.

Claim 24

Dependent Claim 48 words

The performance monitor of claim 19, wherein the control circuit comprises a counter having a plurality of counter outputs to generate a plurality of the control signals, and wherein each of the plurality of control signals causes different groups of the performance signals to be outputted in succession.

Claim 25

Dependent Claim 75 words

The performance monitor of claim 19, wherein: the output multiplexer comprises a plurality of separate multiplexers coupled to concurrently receive the control signals; each of the separate multiplexers receives a predetermined number of the performance signals from the input registers; and each of the separate multiplexers comprises a multiplexer output to output one of the predetermined number of performance signals received, wherein all of the multiplexer outputs together output a group of the performance signals.

Claim 26

Dependent Claim 36 words

The performance monitor as in claim 19, further comprising a register coupled between the plurality of input registers and the output multiplexer to latch each of the performance signals at an input of the output multiplexer.

Claim 27

Dependent Claim 29 words

The performance monitor as in claim 19, further comprising a mode selection register, coupled to the output multiplexer, to assign one of a plurality of performance monitor operation modes.

Claim 28

Dependent Claim 84 words

The performance monitor as in claim 19, further comprising: a plurality of sampling rate registers; a plurality of latching devices coupled to latch the performance signals from the plurality of input registers; and a plurality of counters coupled to corresponding ones of the sampling rate registers, having counter outputs coupled to enable selected ones of the plurality of latching devices to provide the performance signals to the output multiplexer when each of the counters reach a count defined by its respective sampling rate register.

Claim 29

Independent Claim 65 words

A method for collecting a plurality of performance characteristics of a circuit, comprising: latching the plurality of performance characteristics; outputting the performance characteristics in groups of performance characteristics, wherein each of the groups is a subset of a total number of the performance characteristics being collected; and regulating the output of the groups of performance characteristics to output the groups of performance characteristics in succession.

Claim 30

Independent Claim 65 words

A method for collecting a plurality of performance characteristics of a circuit, comprising: latching the plurality of performance characteristics; outputting the performance characteristics in groups of performance characteristics, wherein each of the groups is a subset of a total number of the performance characteristics being collected; and regulating the output of the groups of performance characteristics to output the groups of performance characteristics in succession.

Claim 31

Independent Claim 146 words

A system for analyzing the performance of a computing system; comprising (a) a performance monitor comprising: (i) a plurality of input registers, each coupled to a different signal path carrying a performance signal to be monitored; (ii) an output multiplexer, coupled to receive the performance signals from the plurality of input registers, having a control input, and an output terminal to provide a plurality of performance output signals; and (iii) a control circuit coupled to the control input of the output multiplexer to generate control signals and provide the control signals to the control input, wherein the control signals control which of the performance signals will be outputted at a particular time; and (b) a logic analyzer, coupled to the output terminal of the output multiplexer, to receive the plurality of performance output signals, and to analyze the performance of the computing system in response thereto.

Claim 32

Independent Claim 146 words

A system for analyzing the performance of a computing system; comprising (a) a performance monitor comprising: (i) a plurality of input registers, each coupled to a different signal path carrying a performance signal to be monitored; (ii) an output multiplexer, coupled to receive the performance signals from the plurality of input registers, having a control input, and an output terminal to provide a plurality of performance output signals; and (iii) a control circuit coupled to the control input of the output multiplexer to generate control signals and provide the control signals to the control input, wherein the control signals control which of the performance signals will be outputted at a particular time; and (b) a logic analyzer, coupled to the output terminal of the output multiplexer, to receive the plurality of performance output signals, and to analyze the performance of the computing system in response thereto.

Annuity Stage	Window Opens	Payment Deadline	Surcharge Period Until	Estimated Fee	Status
3.5 Years (Year 4)	2002-02-22	2002-08-24	2003-02-23	$2000.00	Window Closed / Lapsed
7.5 Years (Year 8)	2006-02-22	2006-08-24	2007-02-23	$3760.00	Window Closed / Lapsed
11.5 Years (Year 12)	2010-02-22	2010-08-24	2011-02-23	$7700.00	Window Closed / Lapsed

Computer performance monitoring using time-division multiplexing

Abstract

Inventors

Bibliographic Details

Claims Analysis

References Cited (Backward Citations)

USPTO Annuity & Maintenance Windows

Assigned Categories & Tags

Assign Category Tag