US5874745A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Thin film transistor with carbonaceous gate dielectric
Assignee: International Business Machines Corp
•
Filing: 1997-08-05
•
Granted: 1999-02-23
•
Expires: 2017-08-05
Abstract
Abstract A gate dielectric layer comprising a carbon film aligned to, and continuously covering, the gate electrode. The carbon dielectric film adheres to a wide variety of gate metals and is readily etched using etch processes which do not etch into the gate metal. In a preferred embodiment, the self-aligned carbon gate dielectric is deposited by plasma deposition, followed by deposition of a redundant gate dielectric.
Inventors
- 👤 Yue Kuo
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 20:30
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/01; H10D30/021; H10D30/031; H10D30/0312; H10D30/0314; H10D30/60; H10D30/67; H10D30/6729; H10D30/6737; H10D30/6739; H10D30/0321; H10D30/673; H10D30/6732; H10D64/00; H10D64/01; H10D64/013; Y; Y10; Y10S; Y10S257/00; Y10S257/914
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
79 words
A gate structure for a semiconductor transistor formed on an insulating substrate comprising: a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; and a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and an insulating film disposed on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate.
Claim 2
Dependent Claim
79 words
A gate structure for a semiconductor transistor formed on an insulating substrate comprising: a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; and a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and an insulating film disposed on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate.
Claim 3
Dependent Claim
120 words
A thin film transistor structure comprising: an insulating substrate; a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and a first insulating film conformally deposited on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate; a semiconductor layer deposited on said first insulating film; and a patterned metal layer deposited on said semiconductor layer and forming source and drain electrodes with an exposed region of said semiconductor layer located in the pattern opening between said source and drain electrodes.
Claim 4
Dependent Claim
120 words
A thin film transistor structure comprising: an insulating substrate; a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and a first insulating film conformally deposited on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate; a semiconductor layer deposited on said first insulating film; and a patterned metal layer deposited on said semiconductor layer and forming source and drain electrodes with an exposed region of said semiconductor layer located in the pattern opening between said source and drain electrodes.
Claim 5
Dependent Claim
12 words
The transistor of claim 2 wherein said semiconductor layer comprises amorphous silicon.
Claim 6
Dependent Claim
11 words
The transistor of claim 2 wherein said semiconductor layer comprises polysilicon.
Claim 7
Dependent Claim
14 words
The transistor of claim 2 wherein said first insulating film comprises SiN x .
Claim 8
Dependent Claim
28 words
The transistor of claim 2 wherein said patterned metal layer comprises a first layer of n+ doped silicon and a second metal layer overlying said first n+ layer.
Claim 9
Dependent Claim
141 words
An inverted transistor structure comprising: an insulating substrate; a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and a first insulating film conformally deposited on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate; a semiconductor layer deposited on said first insulating film; a second insulating film deposited on said semiconductor layer in the region above said gate electrode; and a patterned metal layer deposited on said semiconductor layer and said second insulating film and forming source and drain electrodes with an exposed region of said second insulating film located in the pattern opening between said source and drain electrodes.
Claim 10
Dependent Claim
141 words
An inverted transistor structure comprising: an insulating substrate; a gate electrode formed on a first portion of the surface of said insulating substrate, the remaining portion of the surface of said insulating substrate being exposed; a redundant gate dielectric structure comprising a self-aligned continuous carbon film disposed on said gate electrode and a first insulating film conformally deposited on said self-aligned continuous carbon film and the exposed portion of the surface of said insulating substrate; a semiconductor layer deposited on said first insulating film; a second insulating film deposited on said semiconductor layer in the region above said gate electrode; and a patterned metal layer deposited on said semiconductor layer and said second insulating film and forming source and drain electrodes with an exposed region of said second insulating film located in the pattern opening between said source and drain electrodes.
Claim 11
Dependent Claim
28 words
The transistor of claim 7 wherein said patterned metal layer comprises a first layer of n+ doped silicon and a second metal layer overlying said first n+ layer.
References Cited (Backward Citations)
US4956680A
Cited
US4994401A
Cited
US4849797A
Cited
US5210045A
Cited
US5101288A
Cited
JPH04204717A
Cited
US5326746A
Cited
US5250451A
Cited
US5614731A
Cited
US5719422A
Cited
US5710606A
Cited
JPH0895505A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-02-22 | 2002-08-24 | 2003-02-23 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-02-22 | 2006-08-24 | 2007-02-23 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-02-22 | 2010-08-24 | 2011-02-23 | $7700.00 | Window Closed / Lapsed |