← Back to Patent Explorer
US5872487A Expired / Lapsed US ⏱️ 0.0 years remaining

Fast frequency switching synthesizer

Assignee: Panasonic Holdings Corp
•
Filing: 1997-06-05
•
Granted: 1999-02-16
•
Expires: 2017-06-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency synthesizer that can switch an output frequency fast and generates little spurious output is provided. This frequency synthesizer comprises a phase locked loop including a voltage-controlled oscillator, a high frequency divider, a phase frequency comparator and a low-pass filter. The divisor controller circuit supplies a divisor that varies cyclically to the high frequency divider for a fractional dividing operation. When switching the output frequency, a passing bandwidth of the low-pass filter is enlarged to widen a loop bandwidth of the phase locking loop for fast switching. After switching, the passing bandwidth of the low-pass filter is reduced to narrow the loop bandwidth for reduction of a spurious output, at the timing when a predetermined period has passed for the switched output frequency to stabilize substantially.

Inventors

  • 👤 Hisashi Adachi
  • 👤 Hiroaki Kosugi
  • 👤 Tomoki Uwano
  • 👤 Takeshi Miura
  • 👤 Youichi Morinaga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-28 15:15
CPC Classifications
H; H03; H03L; H03L7/00; H03L7/06; H03L7/16; H03L7/18; H03L7/197; H03L7/1974; H03L7/1976; H03L7/08; H03L7/10; H03L7/107; H03L7/1075

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 289 words
A frequency synthesizer comprising: a phase locked loop including a voltage-controlled oscillator, a high frequency divider, a phase frequency comparator and a low-pass filter; a divisor controller circuit for supplying a divisor to the high frequency divider; and means for controlling the phase-locked loop so that a loop bandwidth of the phase locked loop is widened when an output frequency of the voltage-controlled oscillator is switched, and is narrowed when the switched output frequency is substantially stabilized after passing of a predetermined period, wherein the divisor controller circuit includes an accumulator having a phase adder and a phase register, wherein when the output frequency of the voltage-controlled oscillator is switched, the phase register is initialized, the phase adder adds its input data and the output of the phase register to make sum data that is given back to the phase register, the phase register inputs the data at the same time as changing of an output signal of the high frequency divider, the divisor controller circuit enlarges the divisor cyclically by incrementing the divisor only when the accumulator overflows, the high frequency divider divides the output signal of the voltage-controlled oscillator in accordance with the divisor, the phase frequency comparator generates a phase difference between an output signal of the high frequency divider and a reference signal, the phase difference signal is filtered by the low-pass filter and given to the voltage-controlled oscillator, which switches the output frequency to be equal to a product of the reference frequency and an average divisor of the high frequency divider, and wherein when the switched output frequency is substantially stabilized after passing of a predetermined period, the loop bandwidth is narrowed at the timing that the phase register becomes a predetermined value.
Claim 2
Dependent Claim 289 words
A frequency synthesizer comprising: a phase locked loop including a voltage-controlled oscillator, a high frequency divider, a phase frequency comparator and a low-pass filter; a divisor controller circuit for supplying a divisor to the high frequency divider; and means for controlling the phase-locked loop so that a loop bandwidth of the phase locked loop is widened when an output frequency of the voltage-controlled oscillator is switched, and is narrowed when the switched output frequency is substantially stabilized after passing of a predetermined period, wherein the divisor controller circuit includes an accumulator having a phase adder and a phase register, wherein when the output frequency of the voltage-controlled oscillator is switched, the phase register is initialized, the phase adder adds its input data and the output of the phase register to make sum data that is given back to the phase register, the phase register inputs the data at the same time as changing of an output signal of the high frequency divider, the divisor controller circuit enlarges the divisor cyclically by incrementing the divisor only when the accumulator overflows, the high frequency divider divides the output signal of the voltage-controlled oscillator in accordance with the divisor, the phase frequency comparator generates a phase difference between an output signal of the high frequency divider and a reference signal, the phase difference signal is filtered by the low-pass filter and given to the voltage-controlled oscillator, which switches the output frequency to be equal to a product of the reference frequency and an average divisor of the high frequency divider, and wherein when the switched output frequency is substantially stabilized after passing of a predetermined period, the loop bandwidth is narrowed at the timing that the phase register becomes a predetermined value.
Claim 3
Dependent Claim 23 words
The frequency synthesizer according to claim 1, wherein the accumulator operates using the output signal of the high frequency divider as a clock.
Claim 4
Dependent Claim 63 words
The frequency synthesizer according to claim 2, wherein the accumulator is made of n-bits, the accumulator switches the output frequency of the voltage-controlled oscillator fast with a wide loop width of the phase locked loop, and the loop bandwidth is narrowed when the value of the phase register becomes two raised to the power n-1 after the switched output frequency is substantially stabilized.
Claim 5
Dependent Claim 55 words
The frequency synthesizer according to claim 1, wherein the controlling means of the phase locked loop widens the passing band width of the low-pass filter for widening the loop width of the phase locked loop, and narrows the passing band width of the low-pass filter for narrowing the loop width of the phase locked loop.
Claim 6
Dependent Claim 126 words
The frequency synthesizer according to claim 1, further comprising a reference divider for dividing an output signal of a signal source to make a reference signal, wherein when the output frequency of the voltage-controlled oscillator is switched, the divisor of the high frequency divider is reduced to generate a cyclic change, the divisor of the reference divider is also reduced to raise the reference frequency, after the switched output frequency is substantially stabilized, the divisor of the high frequency divider is raised to a constant integer, and the divisor of the reference divider is enlarged to lower the reference frequency, so that the ratio of the average divisor of the high frequency divider and the divisor of the reference divider is constant before and after switching.
Claim 7
Dependent Claim 54 words
The frequency synthesizer according to claim 1, further comprising a timer circuit for maintaining the phase locked loop in a wide loop bandwidth for a predetermined period until the switched output frequency is substantially stabilized, and after passing of the predetermined period, narrowing the loop bandwidth when the phase register becomes a predetermined value.
Claim 8
Dependent Claim 48 words
The frequency synthesizer according to claim 1, wherein if a value of an input data of the accumulator is zero, the loop bandwidth of the phase locked loop is maintained wide for a predetermined period, and is narrowed at the first clock after passing of the predetermined period.

References Cited (Backward Citations)

US4912432A Cited
US5420545A Cited
US5694089A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-02-15 2002-08-17 2003-02-16 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-02-15 2006-08-17 2007-02-16 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-02-15 2010-08-17 2011-02-16 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag