← Back to Patent Explorer
US5866951A Expired / Lapsed US ⏱️ 0.0 years remaining

Hybrid circuit with an electrically conductive adhesive

Assignee: Robert Bosch GmbH
•
Filing: 1993-04-12
•
Granted: 1999-02-02
•
Expires: 2013-04-12
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The composite hybrid semiconductor structure contains a support plate substrate (11) with a number of at least two support connector spots (13) and a semiconductor chip or semiconductor wafer substrate (10) with a number of at least two chip connector spots (16). The structures is distinguished by a respectively thermally and electrically conducting adhesive layer (13') on the surface of the support plate substrate (11) within the areas of the support connector spots (13), where the said substrates (10, 11) with the said connector spots (13, 16) placed opposite each other and in electrically conducting and mechanically firm connection have been brought into connection with each other by the said electrically conductive adhesive layers (13').

Inventors

  • 👤 Lothar Gademann
  • 👤 Peter Flohrs
  • 👤 Juergen Hartmann

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 19:13
CPC Classifications
H; H10; H10W; H10W74/00; H10W74/01; H10W74/012; H10W74/10; H10W74/15; H10W90/00; H10W72/00; H10W72/071; H10W72/073; H10W72/07331; H10W72/30; H10W72/351; H10W72/352; H10W72/353; H10W72/354; H10W72/851; H10W72/853; H10W72/856; H10W90/701; H10W90/721; H10W90/724

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 188 words
A composite hybrid semiconductor structure comprising a support plate substrate (11); a plurality of support connector spots (13) located on a surface of the support plate substrate (11); a semiconductor chip or semiconductor wafer substrate (10); a plurality of chip connector spots (16) located on a surface of the semiconductor chip or semiconductor wafer substrate (10); thermally and electrically conductive adhesive layer elements (13') located between the areas of the support connector spots (13) on the surface of the support plate substrate (11) and said chip connector spots (16) on the surface of the semiconductor chip or semiconductor wafer substrate (10), said thermally and electrically conductive adhesive layer elements (13') forming an electrically conductive and mechanically firm connection; and at least one further thermally and electrically conductive adhesive layer portion (130') located between the surface of the support plate substrate (11) and the surface of the semiconductor chip or semiconductor wafer substrate (10) in an area outside of the areas of the support connector spots (13) to improve the mechanically firm connection of said substrates (10, 11) and dissipation of heat arising in operation of said semiconductor structure.
Claim 2
Dependent Claim 188 words
A composite hybrid semiconductor structure comprising a support plate substrate (11); a plurality of support connector spots (13) located on a surface of the support plate substrate (11); a semiconductor chip or semiconductor wafer substrate (10); a plurality of chip connector spots (16) located on a surface of the semiconductor chip or semiconductor wafer substrate (10); thermally and electrically conductive adhesive layer elements (13') located between the areas of the support connector spots (13) on the surface of the support plate substrate (11) and said chip connector spots (16) on the surface of the semiconductor chip or semiconductor wafer substrate (10), said thermally and electrically conductive adhesive layer elements (13') forming an electrically conductive and mechanically firm connection; and at least one further thermally and electrically conductive adhesive layer portion (130') located between the surface of the support plate substrate (11) and the surface of the semiconductor chip or semiconductor wafer substrate (10) in an area outside of the areas of the support connector spots (13) to improve the mechanically firm connection of said substrates (10, 11) and dissipation of heat arising in operation of said semiconductor structure.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-02-01 2002-08-03 2003-02-02 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-02-01 2006-08-03 2007-02-02 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-02-01 2010-08-03 2011-02-02 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag