US5864347A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Apparatus for manipulation of display data
Assignee: Seiko Epson Corp
•
Filing: 1997-03-18
•
Granted: 1999-01-26
•
Expires: 2017-03-18
Abstract
Abstract A display control circuit that enables efficient image rotation, and scaling of bit-mapped image data stored in image memory, in synchronization with dot clock, line, or frame timing of a target display device without requiring re-writing of the display memory contents. Addresses output from a memory address counter are modified by multiplication and summation with desired image display parameters to generate new addresses for retrieving desired image data from memory locations that are physically mapped to the modifications desired for a new output image. The basic image data is not itself modified. Timing of multiplication and summation processes is synchronized to the timing of the target display device and is performed during horizontal or vertical retrace line intervals. Additional summations of address values with the display parameters is performed by dot and line. It is, therefore, possible to achieve smooth image rotation without relying on high clock rate multiplication operations timed to the dot clock frequency by using a multiplication operation once every display frame or line, and a cumulative addition operation once every dot or display line. Multipliers can operate at a low clock rate, and time-shared use is possible, enabling the circuit to be constructed on a small scale and at low cost.
Inventors
- 👤 Kazuaki Inoue
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 07:30
CPC Classifications
G; G06; G06T; G06T3/00; G06T3/02; G09; G09G; G09G5/00; G09G5/36; G09G5/39; G09G2340/00; G09G2340/04; G09G2340/0464
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
137 words
A display circuit for manipulating an image to be viewed on a display device, said display circuit comprising: a display memory containing pixel data defining a first image; an address counter for generating first addresses related to the order for reading the pixel data from the display memory for viewing the first image on the display device; parameter memory for storing rotation and scaling parameters for manipulating the first image; and a display operations controller for transforming the first addresses from the address counter into second addresses in accordance with the parameters from the parameter memory and for reading the pixel data in sequence from the display memory in accordance with the second addresses in synchronization with synchronization signals for the display device, the pixel data read from the display memory being outputted to the display device.
Claim 2
Dependent Claim
137 words
A display circuit for manipulating an image to be viewed on a display device, said display circuit comprising: a display memory containing pixel data defining a first image; an address counter for generating first addresses related to the order for reading the pixel data from the display memory for viewing the first image on the display device; parameter memory for storing rotation and scaling parameters for manipulating the first image; and a display operations controller for transforming the first addresses from the address counter into second addresses in accordance with the parameters from the parameter memory and for reading the pixel data in sequence from the display memory in accordance with the second addresses in synchronization with synchronization signals for the display device, the pixel data read from the display memory being outputted to the display device.
Claim 3
Dependent Claim
19 words
The display circuit of claim 1 wherein the display operations controller transforms the first addresses by an affine transformation.
Claim 4
Dependent Claim
51 words
The display circuit of claim 2 wherein said affine transformation is defined as ##EQU2## wherein said rotation and scaling parameters are given by rotation and scaling factors ##EQU3## and a coefficient of central axes ##EQU4## and said second addresses ##EQU5## are determined by the affine transformation of the first addresses ##EQU6##
Claim 5
Dependent Claim
146 words
The display circuit of claim 3, wherein said display operations controller comprises: a first adder circuit for calculating X1-X0; a second adder circuit for calculating Y1-Y0; a first multiplexer for inputting the factors A and C and outputting either one of these factors according to time division; a second multiplexer for inputting the factors B and D and outputting either one of these factors according to the time division; a first multiplier circuit for multiplying one of the factors A and C outputted by said first multiplexer by an output of said first adder circuit; a second multiplier circuit for multiplying one of the factors B and D outputted by said second multiplexer by an output of said second adder circuit; and a third adder circuit for adding an output of said first adder circuit, output of said second adder circuit, and said X0 or Y0.
Claim 6
Dependent Claim
146 words
The display circuit of claim 3, wherein said display operations controller comprises: first multiplier and adder circuits for calculating Xi=(1-A)X0-BY0; second multiplier and adder circuits for calculating Yi=-CX0+(1-D)Y0; an address counter for generating X1 and Y1 by sequentially and incrementally counting; a third adder circuit for cumulatively calculating the value of X2 at a rate of A at each increment of 1 performed for X1 by said address counter and the value of X2 at a rate of B at each increment of 1 performed for Y1 by said address counter, wherein X2=AX1+BY1+Xi; and a fourth adder circuit for cumulatively calculating the value of Y2 at a rate of C at each increment of 1 performed for X1 by said address counter and the value of Y2 at a rate of D at each increment of 1 performed for Y1 by said address counter, wherein Y2=CX1+DY1+Yi.
Claim 7
Dependent Claim
16 words
The display circuit of claim 5, wherein said parameter memory stores said parameters for each frame.
Claim 8
Dependent Claim
16 words
The display circuit of claim 5, wherein said parameter memory stores said parameters for each line.
Claim 9
Dependent Claim
126 words
The display circuit of claim 3 wherein said arithmetic circuit comprises: first multiplier and adder circuits for calculating Xi=(1-A)XO-BYO; second multiplier and adder circuits for calculating Yi=-CXO+(1-D)YO; a third adder circuit for cumulatively calculating the value of X2 at a rate of A in synchronism with a dot clock from said display device and the value of X2 at a rate of B in synchronism with a horizontal synchronism signal of the display signal, wherein X2=AX1+BY1+Xi; and a fourth adder circuit for cumulatively calculating the value of Y2 at a rate of C in synchronism with a dot clock from said display device and the value of Y2 at a rate of D in synchronism with a horizontal synchronism signal from the display circuit, wherein Y2=CX1+DY1+Yi.
Claim 10
Dependent Claim
25 words
The display circuit of claim 8, wherein said parameter memory stores said parameters in timing synchronous with a vertical synchronism signal of said display device.
Claim 11
Dependent Claim
25 words
The display circuit of claim 8, wherein said parameter memory stores said parameters in timing synchronous with a horizontal synchronism signal of said display circuit.
Claim 12
Dependent Claim
87 words
The display circuit of claim 3 wherein said arithmetic circuit comprises: a first multiplier and adder circuits for calculating Xi=(1-A)XO-BYO; second multiplier and adder circuits for calculating Yi=-CXO+(1-D)YO; a third adder circuit for cumulatively calculating the value of X2 at a rate of B and the value of X2 at a rate of C, for calculating wherein X2=AX1+BY1+Xi; and a fourth adder circuit for cumulatively calculating the value of Y2 at a rate of C and the value of Y2 at a rate of D, wherein Y2-CX1+DY1+Yi.
Claim 13
Dependent Claim
147 words
The display circuit of claim 3, wherein said arithmetic circuit comprises: first multiplier and adder circuits for calculating Xi=(1-A)XO-BYO in synchronism with a vertical synchronism signal of the display circuit; second multiplier and adder circuits for calculating Yi=-CXO+(1-D)YO in synchronism with a vertical synchronism signal of the display circuit; a third adder circuit for cumulatively calculating the value of X2 at a rate of A in synchronism with a dot clock from the display device and the value of X2 at a rate of B in synchronism with a horizontal synchronism signal from the display wherein X2=AX1+BY1+Xi; and a fourth adder circuit for cumulatively calculating the value of Y2 at a rate of C in synchronism with a dot clock from the display device and the value of Y2 at a rate of D in synchronism with a horizontal synchronism signal from the display circuit, wherein Y2=CX1+DY1+Yi.
Claim 14
Dependent Claim
29 words
The display circuit of claim 2 wherein said display operations controller includes a multiplier circuit which computes initial values of said second addresses during a vertical retrace line interval.
Claim 15
Dependent Claim
38 words
The display circuit of claim 2 wherein said display operations controller includes a multiplier circuit for computing initial values for the second addresses at a rate synchronous with both a vertical synchronism signal and a horizontal synchronism signal.
Claim 16
Dependent Claim
29 words
The display circuit of claim 2 where said display operations controller includes a multiplier circuit which computes initial values for the second addresses during a horizontal retrace line interval.
Claim 17
Dependent Claim
27 words
The display circuit of claim 1, wherein said parameter memory stores said parameters at a clock rate corresponding to a vertical synchronism signal of said display device.
Claim 18
Dependent Claim
27 words
The display circuit of claim 1, wherein said parameter memory stores said parameters at a clock rate corresponding to a horizontal synchronism signal of said display device.
Claim 19
Dependent Claim
16 words
The display circuit of claim 1, wherein said parameter memory stores said parameters for each frame.
Claim 20
Dependent Claim
16 words
The display circuit of claim 1, wherein said parameter memory stores said parameters for each line.
Claim 21
Dependent Claim
33 words
The display circuit of claim 1 wherein said display operations controller cumulatively adds up a value according to said parameters to said second addresses at each increment of output counted by said counter.
Claim 22
Dependent Claim
60 words
The display circuit of claim 1, wherein said display operations controller comprises: a first adder circuit for cumulatively adding up said parameters at a rate synchronous with a dot clock of said display circuit; and a second adder circuit for cumulatively adding up said parameters in synchronism with a signal synchronized with a horizontal synchronism signal of said display circuit.
Claim 23
Dependent Claim
27 words
The display circuit of claim 21, wherein said parameter memory stores said parameters at a clock rate corresponding to a vertical synchronism signal of said display device.
Claim 24
Dependent Claim
27 words
The display circuit of claim 21, wherein said parameter memory stores said parameters at a clock rate corresponding to a horizontal synchronism signal of said display device.
Claim 25
Dependent Claim
76 words
The display circuit of claim 1, wherein said display operations controller comprises: a multiplier circuit for computing initial values at a rate synchronous with a vertical synchronism signal of said display circuit; a first adder circuit for cumulatively adding up said parameters at a rate synchronous with a dot clock of said display circuit; and a second adder circuit for cumulatively adding up said parameters in synchronism with a horizontal synchronism signal of said display circuit.
Claim 26
Dependent Claim
29 words
The display circuit of claim 1, wherein said display operations controller includes a multiplier circuit which computes initial values for the second addresses during a horizontal retrace line interval.
Claim 27
Dependent Claim
29 words
The display circuit of claim 1 wherein said display operations controller includes a multiplier circuit which computes initial values of said second addresses during a vertical retrace line interval.
Claim 28
Dependent Claim
38 words
The display circuit of claim 1, wherein said display operations controller includes: a multiplier circuit for computing initial values for the second addresses at a rate synchronous with both a vertical synchronism signal and a horizontal synchronism signal.
Claim 29
Dependent Claim
151 words
A display circuit for manipulating an image to be viewed on a display device, said display circuit comprising: a display memory containing pixel data defining a first image; an address counter for generating first addresses related to the order for reading the pixel data from the display memory for viewing the first image on the display device in sequence in synchronization with synchronization signals for the display device; a parameter memory for storing rotation and scaling parameters for manipulating the first image; and a display controller for transforming the first addresses from the address counter into second addresses in accordance with the parameters from the parameter memory in synchronization with the synchronization signals and for reading the pixel data from the display memory in sequence in accordance with the second address in synchronization with the synchronization signals, the pixel data read from the display memory being outputted to the display device.
Claim 30
Dependent Claim
151 words
A display circuit for manipulating an image to be viewed on a display device, said display circuit comprising: a display memory containing pixel data defining a first image; an address counter for generating first addresses related to the order for reading the pixel data from the display memory for viewing the first image on the display device in sequence in synchronization with synchronization signals for the display device; a parameter memory for storing rotation and scaling parameters for manipulating the first image; and a display controller for transforming the first addresses from the address counter into second addresses in accordance with the parameters from the parameter memory in synchronization with the synchronization signals and for reading the pixel data from the display memory in sequence in accordance with the second address in synchronization with the synchronization signals, the pixel data read from the display memory being outputted to the display device.
References Cited (Backward Citations)
US4611232A
Cited
US4618858A
Cited
US4920504A
Cited
US4839826A
Cited
US5040129A
Cited
US4952920A
Cited
US4952923A
Cited
US5146211A
Cited
US5067167A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-25 | 2002-07-27 | 2003-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-25 | 2006-07-27 | 2007-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-25 | 2010-07-27 | 2011-01-26 | $7700.00 | Window Closed / Lapsed |