Patent US5864225A successfully refreshed from Google Patents.
US5864225A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Dual adjustable voltage regulators
Assignee: Fairchild Semiconductor Corp
•
Filing: 1997-06-04
•
Granted: 1999-01-26
•
Expires: 2017-06-04
Abstract
Abstract A dual adjustable voltage regulator combining a DC--DC switching regulator with a linear regulator implemented on a single chip is disclosed. The invention provides switching circuitry that can select between a fixed output voltage level and a user-adjustable output voltage. The circuit further provides means to automatically detect and generate power supply voltage levels as required by the system.
Inventors
- 👤 Stephen W. Bryson
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 11:43
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/46; G05F1/56; G05F1/575; G06; G06F; G06F1/00; G06F1/26; H; H02; H02J; H02J1/00; H02J1/10; H02M; H02M1/00; H02M1/0045; H02M1/0083; H02M1/009
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
121 words
A monolithic dual adjustable voltage regulator, comprising: a switching regulator circuit having an input and an output, said switching regulator circuit comprising: an oscillator having an input and an output; a control circuit comparing a signal at said output of said switching regulator circuit with a reference signal and generating a control signal coupled to said input of said oscillator; and an output buffer amplifier having an input coupled to said output of said oscillator and an output coupled to said output of said stitching regulator; a linear regulator circuit including an operational amplifier having an output, a first input receiving said reference signal, a second input receiving a feedback signal; and a reference signal generating circuit generating said reference signal.
Claim 2
Dependent Claim
121 words
A monolithic dual adjustable voltage regulator, comprising: a switching regulator circuit having an input and an output, said switching regulator circuit comprising: an oscillator having an input and an output; a control circuit comparing a signal at said output of said switching regulator circuit with a reference signal and generating a control signal coupled to said input of said oscillator; and an output buffer amplifier having an input coupled to said output of said oscillator and an output coupled to said output of said stitching regulator; a linear regulator circuit including an operational amplifier having an output, a first input receiving said reference signal, a second input receiving a feedback signal; and a reference signal generating circuit generating said reference signal.
Claim 3
Dependent Claim
119 words
The monolithic dual adjustable voltage regulator of claim 1 wherein said control circuit comprises: a first amplifier coupled to said output of said switching regulator circuit for sensing an output load current, said first amplifier having an output coupled to said oscillator; a second amplifier receiving said reference signal and a first voltage signal internally generated in response to a voltage signal at said output of said switching regulator circuit, said second amplifier having an output coupled to said oscillator; and a third amplifier receiving said reference signal and a second voltage signal externally generated in response to said voltage signal at said output of said switching regulator circuit, said third amplifier having an output coupled to said oscillator.
Claim 4
Dependent Claim
38 words
The monolithic dual adjustable voltage regulator of claim 2 wherein said control circuit further comprises a first resistive voltage divider coupled to said output of said switching regulator circuit, said resistive voltage divider generating said first voltage signal.
Claim 5
Dependent Claim
38 words
The monolithic dual adjustable voltage regulator of claim 3 further comprising a select circuit coupled to said second and third amplifiers for selecting to activate one of said second or third amplifiers in response to a select signal.
Claim 6
Dependent Claim
52 words
The monolithic dual adjustable voltage regulator of claim 4 wherein, when said second amplifier is activated said switching regulator circuit generates a fixed output voltage with a predefined level, and wherein, when said third amplifier is activated said switching regulator circuit generates an output voltage externally adjustable by said second voltage signal.
Claim 7
Dependent Claim
28 words
The monolithic dual adjustable voltage regulator of claim 4 where in said select circuit further couples to said linear regulator circuit and selectively activates said linear regulator circuit.
Claim 8
Dependent Claim
21 words
The monolithic dual adjustable voltage regulator of claim 3 wherein said reference voltage generating circuit is a precision band-gap type circuit.
Claim 9
Dependent Claim
20 words
The monolithic dual adjustable voltage regulator of claim 3 wherein said oscillator is a current-controlled oscillator having a constant-on-time architecture.
Claim 10
Dependent Claim
94 words
The monolithic dual adjustable voltage regulator of claim 8 wherein said current-controlled oscillator comprises: a comparator coupled to a threshold signal; an adjustable current source coupled to an input of said comparator; a fixed current source coupled to said input of said comparator, said input of said comparator being adapted to receive an external timing capacitor; and a control circuit coupled between said output terminal of said comparator and said fixed current source, wherein, said control circuit controls an on/off timing of said fixed and adjustable current sources, respectively and in a complementary fashion.
Claim 11
Dependent Claim
30 words
The monolithic dual adjustable voltage regulator of claim 1 wherein said switching voltage regulator further comprises a control input terminal, and said linear regulator circuit comprises an enable input terminal.
Claim 12
Dependent Claim
91 words
A computer system using the monolithic dual adjustable voltage regulator of claim 10, the computer system comprising: a power supply box providing a source of 5 volt and 12 volt supply voltages; a processor chip having a central processing unit (CPU) and input/output (I/O) circuitry; and the monolithic dual adjustable voltage regulator of claim 10 coupled to receive said 5 volt and 12 volt supply voltages, and generating output voltages in response to digital control signal supplied by said processor chip to said control input terminal and said enable input terminal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-25 | 2002-07-27 | 2003-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-25 | 2006-07-27 | 2007-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-25 | 2010-07-27 | 2011-01-26 | $7700.00 | Window Closed / Lapsed |