← Back to Patent Explorer
US5860119A Expired / Lapsed US ⏱️ 0.0 years remaining

Data-packet fifo buffer system with end-of-packet flags

Assignee: Philips Semiconductors Inc
•
Filing: 1996-11-25
•
Granted: 1999-01-12
•
Expires: 2016-11-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A packet-data FIFO buffer system comprises a FIFO buffer with a series of FIFO memory locations. Each FIFO memory location includes a data section for storing a packet data word and a flag section for storing an indication of whether or not the associated data section includes the last word of a packet. The FIFO buffer capacity is not limited to the number of maximum length packets it can hold; instead, a greater number of small packets can be stored. This increases the effectiveness of available FIFO memory and minimizes communication delays along the channels serviced by the FIFO. The FIFO design is simple and fairly self contained so that minimal external logic and control is required. In addition, an indication of the presence or absence of a complete data packet in the FIFO buffer can be easily obtained by logically adding (ORing) the contents of the flag sections.

Inventors

  • 👤 Kenneth A. Dockser

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 08:34
CPC Classifications
G; G06; G06F; G06F5/00; G06F5/06; G06F5/10; G06F2205/00; G06F2205/06; G06F2205/062

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 260 words
A FIFO buffer system for packet data including a series of data words, said system comprising: a series of FIFO memory locations for holding packet data for transfer, said memory locations including respective data sections for storing one of said data words, said memory locations including respective flag sections for storing respective end-of-packet indications, each end-of-packet indication stored in an end-of-packet section indicating whether or not the data word stored in the respective one of said data sections is the last word of a packet; boundary detection means for detecting whether or not the data word to be stored at a given one of said FIFO registers is or is not the last data word in a packet, said boundary detection means in the event the current data word is the last data word of a packet writing an indication to that effect in the respective end-of-packet section; host interface means for, in a transmission mode, transmitting an outgoing data packet stored in said FIFO memory locations to a host system and for, in a reception mode, receiving an incoming data packet and storing it in said FIFO memory locations; and mode selection means for selecting between a purge mode and a wait mode, said FIFO buffer system when in purge mode purging all data in said FIFO memory locations in the event of a switch between said transmission mode and said reception mode, said FIFO buffer system wherein said wait mode transferring all data in said FIFO before completing a switch between said transmission mode and said reception mode.
Claim 2
Dependent Claim 260 words
A FIFO buffer system for packet data including a series of data words, said system comprising: a series of FIFO memory locations for holding packet data for transfer, said memory locations including respective data sections for storing one of said data words, said memory locations including respective flag sections for storing respective end-of-packet indications, each end-of-packet indication stored in an end-of-packet section indicating whether or not the data word stored in the respective one of said data sections is the last word of a packet; boundary detection means for detecting whether or not the data word to be stored at a given one of said FIFO registers is or is not the last data word in a packet, said boundary detection means in the event the current data word is the last data word of a packet writing an indication to that effect in the respective end-of-packet section; host interface means for, in a transmission mode, transmitting an outgoing data packet stored in said FIFO memory locations to a host system and for, in a reception mode, receiving an incoming data packet and storing it in said FIFO memory locations; and mode selection means for selecting between a purge mode and a wait mode, said FIFO buffer system when in purge mode purging all data in said FIFO memory locations in the event of a switch between said transmission mode and said reception mode, said FIFO buffer system wherein said wait mode transferring all data in said FIFO before completing a switch between said transmission mode and said reception mode.

References Cited (Backward Citations)

US5361334A Cited
US5210749A Cited
US5349683A Cited
US5406554A Cited
US5664116A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2002-01-11 2002-07-13 2003-01-12 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2006-01-11 2006-07-13 2007-01-12 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2010-01-11 2010-07-13 2011-01-12 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag