US5858832A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for forming a high areal capacitance planar capacitor
Assignee: GlobalFoundries Singapore Pte Ltd
•
Filing: 1996-03-11
•
Granted: 1999-01-12
•
Expires: 2016-03-11
Abstract
Abstract A method for forming within an integrated circuit a high areal capacitance planar capacitor, and the high areal capacitance planar capacitor which results from the method. There is first formed upon a semiconductor substrate a first planar capacitor electrode. The first planar capacitor electrode has a first planar capacitor dielectric layer formed thereupon, and the first planar capacitor dielectric layer has a second planar capacitor electrode formed thereupon. Formed then upon the semiconductor substrate is a Pre-Metal Dielectric (PMD) layer which is planarized until the surface of the second planar capacitor electrode is fully exposed. There is formed upon the second planar capacitor electrode a second planar capacitor dielectric layer. Finally, there is formed upon the second planar capacitor dielectric layer a third planar capacitor electrode. The high areal capacitance areal capacitor may be formed within the integrated circuit without masking steps beyond those which are routinely employed in forming the integrated circuit.
Inventors
- 👤 Yang Pan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 17:53
CPC Classifications
H; H10; H10D; H10D1/00; H10D1/60; H10D1/68; H10P; H10P95/00; H10P95/06
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
109 words
A method for forming a planar capacitor comprising: providing a semiconductor substrate; forming over the semiconductor substrate a first planar capacitor electrode; forming upon the first planar capacitor electrode a first planar capacitor dielectric layer; forming upon the first planar capacitor dielectric layer a second planar capacitor electrode; forming surrounding the second planar capacitor electrode a Pre-Metal Dielectric (PMD) layer; planarizing the Pre-Metal Dielectric (PMD) layer to expose completely the upper surface of the second planar capacitor electrode; forming upon the upper surface of the second planar capacitor electrode a second planar capacitor dielectric layer; and forming upon the second planar capacitor dielectric layer a third planar capacitor electrode.
Claim 2
Independent Claim
109 words
A method for forming a planar capacitor comprising: providing a semiconductor substrate; forming over the semiconductor substrate a first planar capacitor electrode; forming upon the first planar capacitor electrode a first planar capacitor dielectric layer; forming upon the first planar capacitor dielectric layer a second planar capacitor electrode; forming surrounding the second planar capacitor electrode a Pre-Metal Dielectric (PMD) layer; planarizing the Pre-Metal Dielectric (PMD) layer to expose completely the upper surface of the second planar capacitor electrode; forming upon the upper surface of the second planar capacitor electrode a second planar capacitor dielectric layer; and forming upon the second planar capacitor dielectric layer a third planar capacitor electrode.
Claim 3
Dependent Claim
27 words
The method of claim 1 wherein the first planar capacitor electrode is formed of doped polysilicon at a thickness of from about 1000 to about 4000 angstroms.
Claim 4
Dependent Claim
56 words
The method of claim 1 wherein: the first planar capacitor dielectric layer is formed from a dielectric material chosen from the group of dielectric materials consisting of silicon oxide dielectric materials, silicon nitride dielectric materials and silicon oxynitride dielectric materials; and, the first planar capacitor dielectric layer is from about 200 to about 800 angstroms thick.
Claim 5
Dependent Claim
55 words
The method of claim 1 wherein: the second planar capacitor electrode is formed from a conductive material chosen from the group of conductive materials consisting of doped polysilicon and tungsten silicide polycide (doped polysilicon/tungsten silicide stack) conductive materials; and the second planar capacitor electrode has a thickness of from about 1500 to about 3000 angstroms.
Claim 6
Dependent Claim
56 words
The method of claim 1 wherein: the second planar capacitor dielectric layer is formed from a dielectric material chosen from the group of dielectric materials consisting of silicon oxide dielectric materials, silicon nitride dielectric materials and silicon oxynitride dielectric materials; and the second planar capacitor dielectric layer is from about 200 to about 800 angstroms thick.
Claim 7
Dependent Claim
28 words
The method of claim 1 wherein the third planar capacitor electrode is formed from a metal layer at a thickness of from about 3000 to about 8000 angstroms.
Claim 8
Dependent Claim
20 words
The method of claim 6 wherein the metal layer is patterned from a conductor metal layer within an integrated circuit.
Claim 9
Independent Claim
123 words
A method for forming a planar capacitor within an integrated circuit comprising: providing a semiconductor substrate; forming upon the semiconductor substrate a minimum of one transistor; forming over the semiconductor substrate a first planar capacitor electrode; forming upon the first planar capacitor electrode a first planar capacitor dielectric layer; forming upon the first planar capacitor dielectric layer a second planar capacitor electrode; forming surrounding the second planar capacitor electrode a Pre-Metal Dielectric (PMD) layer; planarizing the Pre-Metal Dielectric (PMD) layer to expose completely the upper surface of the second planar capacitor electrode; forming upon the upper surface of the second planar capacitor electrode a second planar capacitor dielectric layer; and forming upon the second planar capacitor dielectric layer a third planar capacitor electrode.
Claim 10
Independent Claim
123 words
A method for forming a planar capacitor within an integrated circuit comprising: providing a semiconductor substrate; forming upon the semiconductor substrate a minimum of one transistor; forming over the semiconductor substrate a first planar capacitor electrode; forming upon the first planar capacitor electrode a first planar capacitor dielectric layer; forming upon the first planar capacitor dielectric layer a second planar capacitor electrode; forming surrounding the second planar capacitor electrode a Pre-Metal Dielectric (PMD) layer; planarizing the Pre-Metal Dielectric (PMD) layer to expose completely the upper surface of the second planar capacitor electrode; forming upon the upper surface of the second planar capacitor electrode a second planar capacitor dielectric layer; and forming upon the second planar capacitor dielectric layer a third planar capacitor electrode.
Claim 11
Dependent Claim
17 words
The method of claim 8 wherein the transistor is a Metal Oxide Semiconductor Field Effect Transistor (MOSFET).
Claim 12
Dependent Claim
27 words
The method of claim 8 wherein the first planar capacitor electrode is formed of doped polysilicon at a thickness of from about 1000 to about 4000 angstroms.
Claim 13
Dependent Claim
56 words
The method of claim 8 wherein: the first planar capacitor dielectric layer is formed from a dielectric material chosen from the group of dielectric materials consisting of silicon oxide dielectric materials, silicon nitride dielectric materials and silicon oxynitride dielectric materials; and the first planar capacitor dielectric layer is from about 200 to about 800 angstroms thick.
Claim 14
Dependent Claim
53 words
The method of claim 8 wherein: the second planar capacitor electrode is formed from a conductive material chosen from the group of conductive materials consisting of doped polysilicon and tungsten silicide polycide (doped polysilicon/tungsten silicide stack) conductive materials; and the second planar capacitor electrode is from about 1500 to about 3000 angstroms thick.
Claim 15
Dependent Claim
56 words
The method of claim 8 wherein: the second planar capacitor dielectric layer is formed from a dielectric material chosen from the group of dielectric materials consisting of silicon oxide dielectric materials, silicon nitride dielectric materials and silicon oxynitride dielectric materials; and the second planar capacitor dielectric layer is from about 200 to about 800 angstroms thick.
Claim 16
Dependent Claim
28 words
The method of claim 8 wherein the third planar capacitor electrode is formed from a metal layer at a thickness of from about 3000 to about 8000 angstroms.
Claim 17
Dependent Claim
20 words
The method of claim 14 wherein the metal layer is patterned from a conductor metal layer within an integrated circuit.
References Cited (Backward Citations)
US4700457A
Cited
US4990463A
Cited
US4985718A
Cited
US5006481A
Cited
US5262354A
Cited
US5312512A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2002-01-11 | 2002-07-13 | 2003-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2006-01-11 | 2006-07-13 | 2007-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2010-01-11 | 2010-07-13 | 2011-01-12 | $7700.00 | Window Closed / Lapsed |