US5846879A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Contact structure for vertical chip connections
Assignee: Polaris Innovations Ltd
•
Filing: 1994-05-03
•
Granted: 1998-12-08
•
Expires: 2014-05-03
Abstract
Abstract A semiconductor component having a contact structure for making vertical contact with further semiconductor components and having a substrate (15) which has on a top side with a layer structure having regions with which contact is to be made, includes at least one metal pin (8) which penetrates the substrate (15) perpendicularly with respect to the layer structure. The substrate (15) is thinned until the metal pin (8) projects beyond the underside of the substrate. Metal contacts (12) made of metal having a low melting point are present, if appropriate, on the top side of the component.
Inventors
- 👤 Josef Winnerl
- 👤 Johann Alsmeier
- 👤 Walter Neumuller
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 11:33
CPC Classifications
H; H10; H10W; H10W90/00; H10W20/00; H10W20/01; H10W20/021; H10W20/023; H10W20/0245; H10W20/0249; H10W20/20; H10W90/20; H10W90/297
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
151 words
A process for producing a contact structure of a semiconductor component, comprising the steps of: in a first step, producing a layer structure on a top side of a substrate to such an extent that a contact portion selected from the group consisting of: a contact layer, which is made of semiconductor material and with which a metal pin is to make contact, and a conductor track and a metal contact is present, in a second step, using a mask to remove said layer structure and the substrate in anisotropic etching steps from the top side toward an underside in a region of a metal pin to be produced, in a third step, introducing metal into said region to produce the metal pin, and in a fourth step, removing the underside of the substrate at least to a level exposing an end of the metal pin produced in the third step.
Claim 2
Dependent Claim
151 words
A process for producing a contact structure of a semiconductor component, comprising the steps of: in a first step, producing a layer structure on a top side of a substrate to such an extent that a contact portion selected from the group consisting of: a contact layer, which is made of semiconductor material and with which a metal pin is to make contact, and a conductor track and a metal contact is present, in a second step, using a mask to remove said layer structure and the substrate in anisotropic etching steps from the top side toward an underside in a region of a metal pin to be produced, in a third step, introducing metal into said region to produce the metal pin, and in a fourth step, removing the underside of the substrate at least to a level exposing an end of the metal pin produced in the third step.
Claim 3
Dependent Claim
95 words
A process as claimed in claim 1, wherein in the first step use is made of a substrate comprising two layers of semiconductor material which are isolated by an insulator layer which is arranged to be coplanar with the top side, in the second step, the region provided for the metal pin is etched at least as far as the layer of semiconductor material forming the underside of the substrate, and in the fourth step, said layer of semiconductor material is completely removed by etching the semiconductor material selectively with respect to said insulator layer.
Claim 4
Dependent Claim
99 words
A process as claimed in claim 2, wherein the substrate is an SOI substrate, in the first step, producing functional elements in the thin silicon layer of said substrate and then applying a first dielectric layer over the top side, between the third and the fourth step, applying a second dielectric layer is applied over the top side whole area, planarizing the top side, producing openings using a mask technique, as contact holes in said second dielectric layer, filling said contact holes with metal and then producing one of conductor tracks and metal contacts in a third dielectric layer.
Claim 5
Dependent Claim
124 words
A process as claimed in claim 1, wherein the metal pin produced by carrying out the second step in such a way that in a first further step, applying a planarization layer made of a dielectric, in a second further step, etching out the region provided for the metal pin using a mask, right up to and including the conductor portion, in a third further step, providing sides of the etched-out region with a passivation layer, in a fourth further step, completely etching out the region provided for the metal pin, in a fifth further step, coating sides of the etched-out region with a dielectric and in a sixth further step, removing said dielectric using a mask in the region of the conductor portion.
Claim 6
Dependent Claim
32 words
A process as claimed in claim 1, repeating a sequence of process steps for producing a metal pin of the contact structure for making contact between different planes of the layer structure.
References Cited (Backward Citations)
US4394712A
Cited
EP0238089A2
Cited
EP0270067A2
Cited
WO1992003848A2
Cited
EP0516866A1
Cited
WO1994005039A1
Cited
US5574311A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-12-07 | 2002-06-08 | 2002-12-08 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-12-07 | 2006-06-08 | 2006-12-08 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-12-07 | 2010-06-08 | 2010-12-08 | $7700.00 | Window Closed / Lapsed |