← Back to Patent Explorer
US5844307A Expired / Lapsed US ⏱️ 0.0 years remaining

Plastic molded IC package with leads having small flatness fluctuation

Assignee: NEC Corp
•
Filing: 1996-07-31
•
Granted: 1998-12-01
•
Expires: 2016-07-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a plastic molded IC package, a metal pattern and leads are formed on a first surface of an insulating layer, and a conductive pattern connected to a semiconductor chip is formed on a second surface of the insulating layer. The conductive pattern is connected to the leads via through holes in the insulating layer.

Inventors

  • 👤 Katsunobu Suzuki
  • 👤 Akira Haga

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-03 14:03
CPC Classifications
H; H10; H10W; H10W70/00; H10W70/60; H10W70/62; H10W70/65; H10W70/67; H10W70/68; H10W70/685; H10W74/00; H10W74/10; H10W74/111; H10W74/114; H10W70/682; H10W72/00; H10W72/071; H10W72/072; H10W72/07251; H10W72/075; H10W72/07551; H10W72/07554; H10W72/20; H10W72/50; H10W72/541; H10W72/547; H10W72/5473; H10W72/551; H10W72/552; H10W72/851; H10W72/874; H10W72/884; H10W90/00; H10W90/701; H10W90/731; H10W90/734; H10W90/736; H10W90/751; H10W90/756

Claims Analysis

Total Claims: 20
Claim 1
Independent Claim 94 words
A semiconductor package comprising: an insulating layer having first and second surfaces; a ground pattern formed on the first surface of said insulating layer; leads formed on the first surface of said insulating layer; a conductive pattern having a plurality of stripes whose pitch is larger on an outer side than on an inner side and formed on the second surface of said insulating layer and connected via through holes of said insulating layer to said leads; a semiconductor chip connected to said conductive pattern; and a molding resin envelope sealing said semiconductor chip.
Claim 2
Dependent Claim 94 words
A semiconductor package comprising: an insulating layer having first and second surfaces; a ground pattern formed on the first surface of said insulating layer; leads formed on the first surface of said insulating layer; a conductive pattern having a plurality of stripes whose pitch is larger on an outer side than on an inner side and formed on the second surface of said insulating layer and connected via through holes of said insulating layer to said leads; a semiconductor chip connected to said conductive pattern; and a molding resin envelope sealing said semiconductor chip.
Claim 3
Dependent Claim 16 words
The package as set forth in claim 1, wherein outer edges of said leads are staggered.
Claim 4
Dependent Claim 33 words
The package as set forth in claim 1, further comprising an island formed on said ground pattern through a device hole of said insulating layer, said semiconductor chip being mounted on said island.
Claim 5
Dependent Claim 21 words
The package as set forth in claim 3, wherein said semiconductor chip is connected by bonding wire to said conductive pattern.
Claim 6
Dependent Claim 21 words
The package as set forth in claim 1, wherein said semiconductor chip is connected by micro bumps to said conductive layer.
Claim 7
Dependent Claim 17 words
The package as set forth in claim 1, wherein said leads are protruded from said insulating layer.
Claim 8
Dependent Claim 20 words
The package as set forth in claim 6, wherein outer edges of said leads are in a gull wing shape.
Claim 9
Dependent Claim 19 words
The package as set forth in claim 6, wherein outer edges of said leads are in a J shape.
Claim 10
Dependent Claim 26 words
The package as set forth in claim 1, further comprising a ring pattern formed in an outer portion of the second surface of said insulating layer.
Claim 11
Dependent Claim 42 words
The package as set forth in claim 4, further comprising; another insulating layer formed on said insulating layer; and another conductive pattern formed on said other insulating layer, said semiconductor chip being connected by another bonding wire to said other conductive layer.
Claim 12
Dependent Claim 18 words
The package as set forth in claim 1, further comprising other semiconductor chips connected to said conductive pattern.
Claim 13
Dependent Claim 107 words
A semiconductor package comprising: an insulating layer having first and second surfaces; isolated first and second metal patterns formed on the first surface of said insulating layer; leads formed on the first surface of said insulating layer; a conductive pattern having a plurality of stripes whose pitch is larger on an outer side than on an inner side and formed on the second surface of said insulating layer and connected via through holes of said insulating layer to said leads; a semiconductor chip formed on the second surface of said insulating layer and connected to said conductive pattern; and a molding resin envelope sealing said semiconductor chip.
Claim 14
Dependent Claim 107 words
A semiconductor package comprising: an insulating layer having first and second surfaces; isolated first and second metal patterns formed on the first surface of said insulating layer; leads formed on the first surface of said insulating layer; a conductive pattern having a plurality of stripes whose pitch is larger on an outer side than on an inner side and formed on the second surface of said insulating layer and connected via through holes of said insulating layer to said leads; a semiconductor chip formed on the second surface of said insulating layer and connected to said conductive pattern; and a molding resin envelope sealing said semiconductor chip.
Claim 15
Dependent Claim 21 words
The package as set forth in claim 12, further comprising an island formed between said semiconductor chip and said insulating layer.
Claim 16
Dependent Claim 21 words
The package as set forth in claim 12, wherein said semiconductor chip is connected by bonding wire to said conductive pattern.
Claim 17
Dependent Claim 18 words
The package as set forth in claim 12, further comprising a chip capacitor inserted between said metal patterns.
Claim 18
Dependent Claim 18 words
The package as set forth in claim 12, further comprising a chip resistor inserted between said metal patterns.
Claim 19
Dependent Claim 41 words
The package of claim 1, wherein said ground pattern further comprises a central portion connected to an electrode on a first side of said chip and a ground lead on said first surface that is an extension of said central portion.
Claim 20
Dependent Claim 20 words
The package of claim 17, wherein said conductive pattern is connected to electrodes on a second side of said chip.

References Cited (Backward Citations)

US4417266A Cited
US4445271A Cited
US4621278A Cited
US4809135A Cited
US4801999A Cited
US4949158A Cited
JPH0295256A Cited
US5214845A Cited
US5552631A Cited
US5296736A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 2001-11-30 2002-06-01 2002-12-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 2005-11-30 2006-06-01 2006-12-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2009-11-30 2010-06-01 2010-12-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag