US5835695A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method for a primary BIOS ROM recovery in a dual BIOS ROM computer system
Assignee: Round Rock Research LLC
•
Filing: 1997-07-31
•
Granted: 1998-11-10
•
Expires: 2017-07-31
Abstract
Abstract A computer system includes a dual basic input-output system (BIOS) read-only memory (ROM) system to initialize the computer. When the computer is first powered on or reset, the primary BIOS ROM is initially enabled. The computer analyzes the entire program contents of the primary BIOS memory to detect data errors. If a data error is detected, a chip enable circuit disables the primary BIOS ROM and enables a secondary BIOS ROM containing essentially the same initialization instructions as the primary BIOS ROM. If no errors are detected in the secondary BIOS ROM, the initialization of the computer proceeds using the secondary BIOS ROM. As part of the initialization procedure, the contents of the secondary BIOS ROM are copied to a random access memory. The primary BIOS ROM can then be reprogrammed with the contents of the secondary BIOS ROM using the copy in random access memory, or from the secondary BIOS ROM itself.
Inventors
- 👤 Michael J. Noll
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 13:33
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/16; G06F11/1666; G06F11/14; G06F11/1402; G06F11/1415; G06F11/1417; G06F11/20; G06F11/22; G06F11/2284; G11; G11C; G11C29/00; G11C29/70; G11C29/74; G06F11/08; G06F11/10; G06F11/1004
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
135 words
A method for a basic input-output memory recovery for use on a computer, the method comprising: providing first and second basic input-output system (BIOS) memories, each having a plurality of locations containing data values representing a series of computer program instructions to initialize the computer, a predetermined one of said locations in said first BIOS memory containing an error detection data value based on said data values in the remaining locations of said first BIOS memory; enabling said first BIOS memory; analyzing the entire BIOS program contents of said locations in said first BIOS memory and said predetermined location in said first BIOS memory to detect errors within said first BIOS memory; in response to said error detection, disabling said first BIOS memory; and in response to said error detection, enabling said second BIOS memory.
Claim 2
Independent Claim
135 words
A method for a basic input-output memory recovery for use on a computer, the method comprising: providing first and second basic input-output system (BIOS) memories, each having a plurality of locations containing data values representing a series of computer program instructions to initialize the computer, a predetermined one of said locations in said first BIOS memory containing an error detection data value based on said data values in the remaining locations of said first BIOS memory; enabling said first BIOS memory; analyzing the entire BIOS program contents of said locations in said first BIOS memory and said predetermined location in said first BIOS memory to detect errors within said first BIOS memory; in response to said error detection, disabling said first BIOS memory; and in response to said error detection, enabling said second BIOS memory.
Claim 3
Dependent Claim
31 words
The method of claim 1 wherein said series of computer program instructions in said first BIOS memory is identical to said series of computer program instructions in said second BIOS memory.
Claim 4
Dependent Claim
48 words
The method of claim 1 wherein said error detection value in said predetermined location in said first BIOS memory contains a check sum data value indicative of said data values and said act of analyzing comprises using said checksum data value to detect errors in said data values.
Claim 5
Dependent Claim
52 words
The method of claim 1 wherein said error detection value in said predetermined location in said first BIOS memory contains a cyclic redundancy check (CRC) data value indicative of data values for said data, and said act of analyzing comprises using said CRC data value to detect errors in said data values.
Claim 6
Dependent Claim
121 words
The method of claim 1 wherein said second BIOS memory contains a plurality of locations containing data values and a predetermined one of said plurality of locations in said second BIOS memory contains an error detection data value based on said data values in the remaining ones of said plurality of locations in said second BIOS memory, the method further comprising: analyzing the BIOS program contents of said second BIOS memory and said error detection data value in said predetermined location in said second BIOS memory, when said second BIOS memory is enabled, to detect errors in said second BIOS memory; and generating a halt signal to halt operation of the computer upon detection of errors in said second BIOS memory.
Claim 7
Independent Claim
151 words
A method for a basic input-output memory recovery for use on a computer, the method comprising: starting an initialization operation in a computer containing first and second basic input-output system (BIOS) memories, each having a plurality of locations containing data values representing a series of computer program instructions to initialize the computer, a predetermined one of said plurality of locations in said first BIOS memory containing an error detection data value based on said data values in the remaining locations of said first BIOS memory; analyzing the entire BIOS program contents of said first BIOS memory and said error detection data value to detect errors in any of said plurality of locations containing data values; generating an error signal upon detection of errors in said first BIOS memory; disabling said first BIOS memory in response to said error signal; and enabling said second BIOS memory in response to said error signal.
Claim 8
Independent Claim
151 words
A method for a basic input-output memory recovery for use on a computer, the method comprising: starting an initialization operation in a computer containing first and second basic input-output system (BIOS) memories, each having a plurality of locations containing data values representing a series of computer program instructions to initialize the computer, a predetermined one of said plurality of locations in said first BIOS memory containing an error detection data value based on said data values in the remaining locations of said first BIOS memory; analyzing the entire BIOS program contents of said first BIOS memory and said error detection data value to detect errors in any of said plurality of locations containing data values; generating an error signal upon detection of errors in said first BIOS memory; disabling said first BIOS memory in response to said error signal; and enabling said second BIOS memory in response to said error signal.
Claim 9
Dependent Claim
31 words
The method of claim 3 wherein said series of computer program instructions in said first BIOS memory is identical to said series of computer program instructions in said second BIOS memory.
Claim 10
Dependent Claim
48 words
The method of claim 3 wherein said error detection value in said predetermined location in said first BIOS memory contains a check sum data value indicative of said data values and said act of analyzing comprises using said checksum data value to detect errors in said data values.
Claim 11
Dependent Claim
45 words
The method of claim 6 wherein said first BIOS memory is a programmable memory, the method further comprising the act of reprogramming said first BIOS programmable memory with said series of computer program instructions from said second BIOS memory if said error signal was generated.
Claim 12
Dependent Claim
34 words
The method of claim 9, further comprising the act of setting a data flag as said error signal, said act of reprogramming said first BIOS programmable memory occurring in response to said data flag.
Claim 13
Dependent Claim
37 words
The method of claim 9 wherein said first BIOS programmable memory is a flash programmable read-only memory, and wherein said at of reprogramming with said series of computer program instructions comprises reprogramming said flash programmable read-only memory.
Claim 14
Dependent Claim
49 words
The method of claim 6, further comprising: loading said data values into said random access memory from said first BIOS memory if said error signal was not generated; and loading said data values into said random access memory from said second BIOS memory if said error signal was generated.
Claim 15
Dependent Claim
44 words
The method of claim 12 wherein said first BIOS memory is a programmable memory, the method further comprising the act of reprogramming said first BIOS programmable memory with said data values loaded into said random access memory as part of a power on self-test.
Claim 16
Dependent Claim
58 words
The method of claim 6 wherein said error detection value in said predetermined location in said first BIOS programmable memory contains a cyclic redundancy check (CRC) data value indicative of said data values for said plurality of locations, and said act of analyzing comprises using said CRC data value to detect errors in any of said data values.
Claim 17
Dependent Claim
121 words
The method of claim 6 wherein said second BIOS memory contains a plurality of locations containing data values and a predetermined one of said plurality of locations in said second BIOS memory contains an error detection data value based on said data values in the remaining ones of said plurality of locations in said second BIOS memory, the method further comprising: analyzing the BIOS program contents of said second BIOS memory and said error detection data value in said predetermined location in said second BIOS memory, when said second BIOS memory is enabled, to detect errors in said second BIOS memory; and generating a halt signal to halt operation of the computer upon detection of errors in said second BIOS memory.
References Cited (Backward Citations)
US5579522A
Cited
US5388267A
Cited
US5245615A
Cited
US5327531A
Cited
JPH06110793A
Cited
US5590075A
Cited
US5530946A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-11-09 | 2002-05-11 | 2002-11-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-11-09 | 2006-05-11 | 2006-11-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-11-09 | 2010-05-11 | 2010-11-10 | $7700.00 | Window Closed / Lapsed |