US5530946A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Processor failure detection and recovery circuit in a dual processor computer system and method of operation thereof
Assignee: Dell USA LP
•
Filing: 1994-10-28
•
Granted: 1996-06-25
•
Expires: 2014-10-28
Abstract
Abstract A dual processor computer system is disclosed that includes a processor failure detection and recovery circuit which initially designates one of the processing units as the lead-off master and the other processing unit as a slave. The processor failure detection and recovery circuit includes a timer unit which begins the countdown of a predetermined period in response to the initial resetting of the master and slave processors. The processor failure and detection circuit further includes a control unit which determines whether the master processor fails to reset or suffers from a hard failure by determining whether a bit of a storage unit has been set in response to software code intended for execution by the master processor during initialization. If the bit is not set before the lapse of the predetermined time period following reset, the control unit changes the designation of the slave processor to master and simultaneously resets the re-designated master. The control unit further holds the failed processing unit in an inactive state.
Inventors
- 👤 Daniel Bouvier
- 👤 Wai-Ming R. Chan
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 01:14
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/07; G06F11/0703; G06F11/0751; G06F11/0754; G06F11/0757; G06F11/16; G06F11/20; G06F11/22
Claims Analysis
Total Claims: 31
Claim 1
Independent Claim
265 words
A multi-processing computer system comprising: a first processing unit including a first control terminal for receiving a first control signal to designate said first processing unit as either a master processor or a slave processor; a second processing unit including a second control terminal for receiving a second control signal to designate said second processing unit as either a master processor or a slave processor; and a processor failure detection and recovery circuit coupled to said first and second processing units, said processor failure detection and recovery circuit including: a storage unit having at least a first storage location; a control unit coupled to said storage unit and to said first and second control terminals, wherein said control unit is configured to generate said first and second control signals such that said first processing unit is designated as a lead-off master processor and said second processing unit is designated as a slave, and wherein said control unit is configured to control a reset operation of said first; and a timer unit operatively coupled to said control unit wherein said timer unit is configured to assert a time-out signal indicative of a predetermined lapse of time following said reset operation of said first processing unit; wherein said control unit is further configured to vary said second control signal to thereby re-designate said second processing unit as a master in response to an assertion of said time-out signal by said timer unit if a content stored within said first storage location of said storage unit is not changed following said reset operation of said first processing unit.
Claim 2
Dependent Claim
265 words
A multi-processing computer system comprising: a first processing unit including a first control terminal for receiving a first control signal to designate said first processing unit as either a master processor or a slave processor; a second processing unit including a second control terminal for receiving a second control signal to designate said second processing unit as either a master processor or a slave processor; and a processor failure detection and recovery circuit coupled to said first and second processing units, said processor failure detection and recovery circuit including: a storage unit having at least a first storage location; a control unit coupled to said storage unit and to said first and second control terminals, wherein said control unit is configured to generate said first and second control signals such that said first processing unit is designated as a lead-off master processor and said second processing unit is designated as a slave, and wherein said control unit is configured to control a reset operation of said first; and a timer unit operatively coupled to said control unit wherein said timer unit is configured to assert a time-out signal indicative of a predetermined lapse of time following said reset operation of said first processing unit; wherein said control unit is further configured to vary said second control signal to thereby re-designate said second processing unit as a master in response to an assertion of said time-out signal by said timer unit if a content stored within said first storage location of said storage unit is not changed following said reset operation of said first processing unit.
Claim 3
Dependent Claim
71 words
The multi-processing computer system as recited in claim 1 wherein said content of said first storage location includes a first bit and wherein said control unit is configured to re-designate said second processing unit as said master in response to said assertion of said time-out signal if said first bit of said first storage location of said storage unit is not set following said reset operation of said first processing unit.
Claim 4
Dependent Claim
36 words
The multi-processing computer system as recited in claim 1 wherein said first storage location of said storage unit is configured to store a new content in response to an instruction executed by said first processing unit.
Claim 5
Dependent Claim
32 words
The multi-processing computer system as recited in claim 1 wherein said control unit is further configured to disable said first processing unit when said second processing unit is re-designated as said master.
Claim 6
Dependent Claim
34 words
The multi-processing computer system as recited in claim 4 wherein said control unit is configured to hold said first processing in a reset state when said second processing unit is re-designated as said master.
Claim 7
Dependent Claim
41 words
The multi-processing computer system as recited in claim 2 wherein said control unit is configured to detect said first bit of said first storage location of said storage unit and to disable said timer unit if said first bit is set.
Claim 8
Dependent Claim
68 words
The multi-processing computer system as recited in claim 2 wherein said control unit is configured to detect said first bit of said first storage location of said storage unit and to disable a response of said control unit to said time-out signal if said first bit is set, whereby said control unit does not re-designate said second processing unit as said master if said first bit is set.
Claim 9
Dependent Claim
67 words
The multi-processing computer system as recited in claim 1 further comprising: a processor bus coupled to said first processing unit; a secondary bus coupled to said storage unit; and a bus interface unit coupled to said secondary bus, whereby said processor bus, said bus interface unit, and said secondary bus are interconnected to accommodate a transfer of data from said first processing unit to said storage unit.
Claim 10
Dependent Claim
44 words
The multi-processing computer system as recited in claim 1 wherein said control unit is further configured to assert a reset pulse to said second processing unit while re-designating said second processing unit as said master in response to said assertion of said time-out signal.
Claim 11
Dependent Claim
47 words
The multi-processing computer system as recited in claim 1 wherein said storage unit further includes a second storage location, and wherein said control unit is configured to re-designate said second processing unit as said master in response to a predetermined content stored within said second storage location.
Claim 12
Dependent Claim
36 words
The multi-processing computer system as recited in claim 10 wherein said second storage location of said storage unit is configured to store said predetermined content in response to an instruction executed by said first processing unit.
Claim 13
Dependent Claim
29 words
The multi-processing computer system as recited in claim 1 wherein said control unit is configured to invoke a system warning in response to said assertion of said time-out signal.
Claim 14
Dependent Claim
38 words
The multi-processing computer system as recited in claim 1 wherein said storage unit includes a third storage location having a state which is indicative of whether said control unit has re-designated said second processing unit as said master.
Claim 15
Dependent Claim
53 words
The multi-processing computer system as recited in claim 1 wherein said control unit is further configured to detect an error signal provided at an external pin of said first processing unit, and wherein said control unit is configured to re-designate said second processing unit as said master upon assertion of said error signal.
Claim 16
Dependent Claim
187 words
A processor failure detection and recovery circuit for a dual processing computer system, said dual processing computer system including a first processing unit and a second processing unit each operatively coupled to a processor bus, said processor failure detection and recovery circuit comprising: a timer unit configured to assert a time-out signal indicative of a predetermined lapse of time following an initial reset of said first processing unit; a control unit coupled to said timer unit and to said first and second processing units, wherein said control unit is configured to generate a first control signal to said first processing unit to designate said first processing unit as a lead-off master processor, and is configured to generate a second control signal to said second processing unit to designate said second processing unit as a slave processor; and a storage unit coupled to said control unit, wherein said control unit is configured to vary said second control signal to thereby re-designate said second processing unit as a master in response to an assertion of said time-out signal if a first predetermined content is stored within said storage unit.
Claim 17
Dependent Claim
187 words
A processor failure detection and recovery circuit for a dual processing computer system, said dual processing computer system including a first processing unit and a second processing unit each operatively coupled to a processor bus, said processor failure detection and recovery circuit comprising: a timer unit configured to assert a time-out signal indicative of a predetermined lapse of time following an initial reset of said first processing unit; a control unit coupled to said timer unit and to said first and second processing units, wherein said control unit is configured to generate a first control signal to said first processing unit to designate said first processing unit as a lead-off master processor, and is configured to generate a second control signal to said second processing unit to designate said second processing unit as a slave processor; and a storage unit coupled to said control unit, wherein said control unit is configured to vary said second control signal to thereby re-designate said second processing unit as a master in response to an assertion of said time-out signal if a first predetermined content is stored within said storage unit.
Claim 18
Dependent Claim
44 words
The processor failure detection and recovery circuit as recited in claim 13 wherein said control unit is configured to re-designate said second processing unit as said master if a bit of said storage unit is not set before an assertion of said time-out signal.
Claim 19
Dependent Claim
48 words
The processor failure detection and recovery circuit as recited in claim 15 wherein said control unit is configured to inhibit a re-designation of said second processing unit as said master if a second predetermined content is stored within said storage unit before said assertion of said time-out signal.
Claim 20
Dependent Claim
56 words
The processor failure detection and recovery circuit as recited in claim 15 wherein said control unit is further configured to detect an error signal provided at an external pin of said first processing unit, and wherein said control unit is configured to re-designate said second processing unit as said master upon assertion of said error signal.
Claim 21
Dependent Claim
37 words
The processor failure detection and recovery circuit as recited in claim 15 wherein said control unit is further configured to invoke a system warning in response to a re-designation of said second processing unit to said master.
Claim 22
Dependent Claim
28 words
The processor failure detection and recovery circuit as recited in claim 15 wherein said control unit is configured to invoke said initial reset of said first processing unit.
Claim 23
Independent Claim
151 words
A method for detecting and recovering from a processor failure within a multi-processing computer system, said multi-processing computer system including a first processing unit coupled to a processor bus and a second processing unit coupled to said processor bus, said method comprising: a control unit designating said first processing unit as a master processor by providing a first control signal to said first processing unit; said control unit designating said second processing unit as a slave by providing a second control signal to said second processing unit; said control unit resetting said first processing unit; said control unit waiting a predetermined time period; said control unit detecting a content of a first storage location of a storage unit after waiting said predetermined time period; and said control unit re-designating said second processing unit as a master by varying said second control signal depending upon said content of said first storage location.
Claim 24
Independent Claim
151 words
A method for detecting and recovering from a processor failure within a multi-processing computer system, said multi-processing computer system including a first processing unit coupled to a processor bus and a second processing unit coupled to said processor bus, said method comprising: a control unit designating said first processing unit as a master processor by providing a first control signal to said first processing unit; said control unit designating said second processing unit as a slave by providing a second control signal to said second processing unit; said control unit resetting said first processing unit; said control unit waiting a predetermined time period; said control unit detecting a content of a first storage location of a storage unit after waiting said predetermined time period; and said control unit re-designating said second processing unit as a master by varying said second control signal depending upon said content of said first storage location.
Claim 25
Dependent Claim
30 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 further comprising said control unit resetting said second processing unit.
Claim 26
Dependent Claim
41 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 wherein said designating said first processing unit, designating said second processing unit, and resetting said first processing unit are performed simultaneously.
Claim 27
Dependent Claim
40 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 wherein said resetting said second processing unit is performed simultaneously with said re-designating said second processing unit as said master.
Claim 28
Dependent Claim
48 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 wherein said re-designating said second processing unit as said master is performed if a predetermined content exists within said first storage location when said predetermined time period elapses.
Claim 29
Dependent Claim
36 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 further comprising providing a system warning if said second processing unit is re-designated as said master.
Claim 30
Dependent Claim
57 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 further comprising: said control unit detecting an error signal provided at an external pin of said first processing unit; and said control unit re-designating said second processing unit as said master if said error signal is asserted.
Claim 31
Dependent Claim
40 words
The method for detecting and recovering from a processor failure within a multi-processing computer system as recited in claim 21 further comprising setting a bit of a second storage location if said second processing unit is re-designated as said master.
References Cited (Backward Citations)
US4351023A
Cited
US4872106A
Cited
US4757442A
Cited
US5041966A
Cited
US5276823A
Cited
US4959768A
Cited
US5295258A
Cited
US5235700A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1999-06-25 | 1999-12-25 | 2000-06-25 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2003-06-25 | 2003-12-25 | 2004-06-25 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2007-06-25 | 2007-12-25 | 2008-06-25 | $7700.00 | Window Closed / Lapsed |