US5828251A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Power-up detector circuit
Assignee: Avago Technologies International Sales Pte Ltd
•
Filing: 1996-07-02
•
Granted: 1998-10-27
•
Expires: 2016-07-02
Abstract
Abstract An integrated circuit includes a power-up detector circuit that includes a node that is held at a charged state by a capacitor during normal operation. The voltage on the node is sensed by a sensing circuit, typically an inverter that produces a power-up reset pulse when power is initially applied. However, the voltage on the node may not properly discharge in all cases during brief power interruptions. Therefore, to increase the reliability of the power-up detector, a discharge circuit is included to help ensure that the voltage sensed by the power supply voltage-sensing circuit is at the proper level when the power supply voltage drops below a given level. The discharge circuit comprises a first capacitor that turns on a node discharge transistor when the power supply voltage drops below the given level. To provide protection against false discharge, a second capacitor is optionally provided that prevents the discharge transistor from conducting during very brief power supply voltage interruptions. In a preferred embodiment, the second capacitor is effectively disabled at low power supply voltages. This facilitates conduction of the discharge transistor for power supply voltage interruptions resulting from slow changes (low slew rate) in the power supply voltage.
Inventors
- 👤 Ronald Lamar Freyman
- 👤 Michael James Hunter
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 20:37
CPC Classifications
H; H03; H03K; H03K17/00; H03K17/22; H03K17/223
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
245 words
An integrated circuit having a power-up detector comprising a charging device (101) coupled between a power supply voltage conductor (V DD ) and a capacitor (102) that maintains a voltage on a sensed voltage node (103) during operation of said integrated circuit, and wherein said sensed voltage node (103) is coupled to a voltage clamping device (115) that clamps the voltage on said node when the power supply voltage (V DD ) is removed, and said sensed voltage node (103) is also coupled to a voltage sensing circuit (105, 106) having a threshold voltage; characterized in that said power-up detector further comprises a discharge circuit (200) having an enhancement-mode discharge transistor (205) for discharging the voltage on said sensed voltage node (103) when said power supply voltage is removed; wherein said discharge circuit comprises a first capacitor (202) that is charged to a given voltage level by a charging device (201) when said power supply voltage (V DD ) is applied, and that is also coupled to the control terminal of a discharge device (205), whereby said discharge device conducts to discharge said sensed voltage node (103) when said power supply voltage is removed; wherein said discharge circuit further comprises a second capacitor (208) for reducing the effect of noise voltages on the control terminal of said discharge device (205); and wherein said discharge circuit discharges the voltage on said sensed voltage node to a level below said threshold voltage of said voltage sensing circuit.
Claim 2
Dependent Claim
245 words
An integrated circuit having a power-up detector comprising a charging device (101) coupled between a power supply voltage conductor (V DD ) and a capacitor (102) that maintains a voltage on a sensed voltage node (103) during operation of said integrated circuit, and wherein said sensed voltage node (103) is coupled to a voltage clamping device (115) that clamps the voltage on said node when the power supply voltage (V DD ) is removed, and said sensed voltage node (103) is also coupled to a voltage sensing circuit (105, 106) having a threshold voltage; characterized in that said power-up detector further comprises a discharge circuit (200) having an enhancement-mode discharge transistor (205) for discharging the voltage on said sensed voltage node (103) when said power supply voltage is removed; wherein said discharge circuit comprises a first capacitor (202) that is charged to a given voltage level by a charging device (201) when said power supply voltage (V DD ) is applied, and that is also coupled to the control terminal of a discharge device (205), whereby said discharge device conducts to discharge said sensed voltage node (103) when said power supply voltage is removed; wherein said discharge circuit further comprises a second capacitor (208) for reducing the effect of noise voltages on the control terminal of said discharge device (205); and wherein said discharge circuit discharges the voltage on said sensed voltage node to a level below said threshold voltage of said voltage sensing circuit.
Claim 3
Dependent Claim
201 words
An integrated circuit having a power-up detector compromising a sensed node (103) coupled to a capacitor (102) for storing charge conducted through a charging transistor (101) from a power supply voltage conductor (V DD ), wherein said sensed node (103) is also coupled to the input of a voltage sensing inverter (105, 106) having an output coupled to the input of a feedback transistor (104) that pulls said sensed node toward the voltage on said power supply voltage conductor when said sensed node is in a high voltage state, characterized in that power-up detector further comprises a discharge circuit (200) for discharging said sensed node when said power supply voltage is removed, wherein said discharge circuit said sensed voltage node to a level below the switching threshold voltage of said voltage sensing circuit (105, 106) by means of a first capacitor (202) that is charged to a given voltage level by a charging device (201) when said power supply voltage (V DD ) is applied, and that is also coupled to the control terminal of a discharge device (205), whereby said discharge device conducts to discharge said sensed voltage node (103) when said power supply voltage (V DD ) is removed.
Claim 4
Dependent Claim
201 words
An integrated circuit having a power-up detector compromising a sensed node (103) coupled to a capacitor (102) for storing charge conducted through a charging transistor (101) from a power supply voltage conductor (V DD ), wherein said sensed node (103) is also coupled to the input of a voltage sensing inverter (105, 106) having an output coupled to the input of a feedback transistor (104) that pulls said sensed node toward the voltage on said power supply voltage conductor when said sensed node is in a high voltage state, characterized in that power-up detector further comprises a discharge circuit (200) for discharging said sensed node when said power supply voltage is removed, wherein said discharge circuit said sensed voltage node to a level below the switching threshold voltage of said voltage sensing circuit (105, 106) by means of a first capacitor (202) that is charged to a given voltage level by a charging device (201) when said power supply voltage (V DD ) is applied, and that is also coupled to the control terminal of a discharge device (205), whereby said discharge device conducts to discharge said sensed voltage node (103) when said power supply voltage (V DD ) is removed.
Claim 5
Dependent Claim
31 words
The invention of claim 2 wherein said discharge circuit further comprises a second capacitor (208) for reducing the effect of noise voltage on the control terminal of said discharge device (205).
Claim 6
Dependent Claim
37 words
The invention of claim 3 wherein said discharge circuit further comprises a biasing device (210) for biasing said control terminal of said discharge device (205) to a voltage approximating the conduction threshold voltage of said discharge device.
Claim 7
Dependent Claim
37 words
The invention of claim 4 wherein said discharge circuit further comprises a switching device (207) for isolating said second capacity (208) from the control terminal of said discharge device (205) at a relatively low power supply voltages.
References Cited (Backward Citations)
US4366560A
Cited
US4797584A
Cited
US5027320A
Cited
US5109163A
Cited
US5528184A
Cited
US5396115A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-26 | 2002-04-27 | 2002-10-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-26 | 2006-04-27 | 2006-10-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-26 | 2010-04-27 | 2010-10-27 | $7700.00 | Window Closed / Lapsed |