US5821576A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Silicon carbide power field effect transistor
Assignee: Northrop Grumman Systems Corp
•
Filing: 1996-11-08
•
Granted: 1998-10-13
•
Expires: 2016-11-08
Abstract
Abstract The invention provides for a field effect transistor (FET) which includes a substrate and a buffer layer formed upon the substrate and an active layer formed upon the buffer layer. The active layer includes a gate region, drain region and source region. In addition, a channel region is formed in the active layer intermediate the source region and drain region. The channel region includes a first portion of reduced thickness adjacent the drain region. The active layer may include a recess adjacent the drain region to provide the thin channel region. Preferably, the thickness of the first portion of the channel region is equal to the undepleted channel thickness within the second portion of the channel region adjacent the first portion. The substrate, buffer layer, active layer, and degenerate layers are preferably fabricated of silicon carbide or gallium nitride. Further, the FET preferably includes a p type buffer, n type active layer, and n+ degenerate layers. The FET may also include a surface-effect-suppressive layer which preferably covers portions of the active layer and the degenerate layers.
Inventors
- 👤 Saptharishi Sriram
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 14:42
CPC Classifications
H; H10; H10D; H10D30/00; H10D30/80; H10D30/87; H10D30/877; H10D62/00; H10D62/80; H10D62/83; H10D62/832; H10D62/8325; H10D62/85
Claims Analysis
Total Claims: 19
Claim 1
Independent Claim
160 words
A field effect transistor comprising: a. a substrate; b. a buffer layer adjacent said substrate; c. an active layer adjacent said buffer layer and having a gate region and a drain region and a source region; d. a channel region formed in said active layer intermediate said source region and said drain region, said channel region including a first portion of reduced thickness between said gate region and said drain region; e. a source degenerate layer on said source region of said active layer; f. a drain degenerate layer on said drain region of said active layer; g. a source contact on said source degenerate layer; h. a drain contact on said drain degenerate layer; and i. a gate contact on said gate region of said active layer; j. the thickness of said first portion of said channel region between said gate region and said drain region being less than the thickness of said channel region under said gate contact.
Claim 2
Dependent Claim
160 words
A field effect transistor comprising: a. a substrate; b. a buffer layer adjacent said substrate; c. an active layer adjacent said buffer layer and having a gate region and a drain region and a source region; d. a channel region formed in said active layer intermediate said source region and said drain region, said channel region including a first portion of reduced thickness between said gate region and said drain region; e. a source degenerate layer on said source region of said active layer; f. a drain degenerate layer on said drain region of said active layer; g. a source contact on said source degenerate layer; h. a drain contact on said drain degenerate layer; and i. a gate contact on said gate region of said active layer; j. the thickness of said first portion of said channel region between said gate region and said drain region being less than the thickness of said channel region under said gate contact.
Claim 3
Dependent Claim
37 words
The field effect transistor of claim 1 wherein the thickness of said first portion of said channel region is equal to the undepleted channel thickness within a second portion of said channel region adjacent said first portion.
Claim 4
Dependent Claim
29 words
The field effect transistor of claim 1 wherein the cross-sectional area of said first portion is less than a second portion of said channel region adjacent said source region.
Claim 5
Dependent Claim
28 words
The field effect transistor of claim 1 wherein said substrate, said buffer layer, said active layer, said drain degenerate layer and said source degenerate layer comprise silicon carbide.
Claim 6
Dependent Claim
28 words
The field effect transistor of claim 1 wherein said substrate, said buffer layer, said active layer, said drain degenerate layer and said source degenerate layer comprise gallium nitride.
Claim 7
Dependent Claim
15 words
The field effect transistor of claim 1 wherein said buffer layer is a p type.
Claim 8
Dependent Claim
15 words
The field effect transistor of claim 1 wherein said active layer is a n type.
Claim 9
Dependent Claim
23 words
The field effect transistor of claim 1 wherein each of said source degenerate layer and said drain degenerate layer is a n+ type.
Claim 10
Dependent Claim
39 words
The field effect transistor of claim 4 wherein said buffer layer is a p type, and said active layer is a n type and each of said source degenerate layer and said drain degenerate layer is a n+ type.
Claim 11
Dependent Claim
39 words
The field effect transistor of claim 5 wherein said buffer layer is a p type, and said active layer is a n type and each of said source degenerate layer and said drain degenerate layer is a n+ type.
Claim 12
Dependent Claim
21 words
The field effect transistor of claim 1 further comprising a silicon carbide layer intermediate said gate contact and said active layer.
Claim 13
Dependent Claim
21 words
The field effect transistor of claim 1 further comprising a silicon dioxide layer intermediate said gate contact and said active layer.
Claim 14
Dependent Claim
20 words
The field effect transistor of claim 1 further comprising a surface-effect-suppressive layer which covers a portion of said active layer.
Claim 15
Dependent Claim
24 words
The field effect transistor of claim 3 wherein said surface-effect-suppressive layer covers a portion of said source degenerate layer and said drain degenerate layer.
Claim 16
Dependent Claim
37 words
The field effect transistor of claim 13 wherein the thickness of said first portion of said channel region is equal to the undepleted channel thickness within a second portion of said channel region adjacent said first portion.
Claim 17
Dependent Claim
29 words
The field effect transistor of claim 13 wherein the cross-sectional area of said first portion is less than a second portion of said channel region adjacent said source region.
Claim 18
Dependent Claim
39 words
The field effect transistor of claim 13 wherein said buffer layer is a p type, and said active layer is a n type and each of said source degenerate layer and said drain degenerate layer is a n+ type.
Claim 19
Dependent Claim
33 words
The field effect transistor of claim 13 wherein said substrate, said buffer layer, said active layer, said drain degenerate layer and said source degenerate layer comprise one of silicon carbide and gallium nitride.
References Cited (Backward Citations)
US4984036A
Cited
US5091759A
Cited
US5382822A
Cited
US5510630A
Cited
US5399883A
Cited
US5455432A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-12 | 2002-04-13 | 2002-10-13 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-12 | 2006-04-13 | 2006-10-13 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-12 | 2010-04-13 | 2010-10-13 | $7700.00 | Window Closed / Lapsed |