Patent US2485095A successfully refreshed from Google Patents.
US5818754A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Nonvolatile memory having data storing area and attribute data area for storing attribute data of data storing area
Assignee: Renesas Electronics Corp
•
Filing: 1996-12-27
•
Granted: 1998-10-06
•
Expires: 2016-12-27
Abstract
Abstract A memory has a plurality of word lines WL1-8, a plurality of bit lines BL1-512 and BLa1-32, a plurality of memory cells C1-512 and Ca1-32, each of memory cells C1-512 and Ca1-32 are connected between selected one of said word lines WL1-8 and selected one of said bit lines BL1-512 and BLa1-32, said plurality of memory cells C1-512 and Ca1-32 connected to said selected one of said word lines WL1-8 are divided into a first group memory cells C1-512 and a second group memory cells Ca1-32,said first group memory cells C1-512 are provided for storing data and said second group memory cells Ca1-32 are provided for storing attribute data of said first group memory cells C1-512.
Inventors
- 👤 Naoyuki Ogura
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 22:53
CPC Classifications
G; G11; G11C; G11C5/00; G11C5/02; G11C5/025; G11C16/00; G11C16/02; G11C16/06; G11C16/22
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
120 words
A memory comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said memory cells is connected between a selected one of said plurality of word lines and a selected one of said plurality of bit lines, and wherein said plurality of memory cells connected to a selected one of said word lines are divided into a first group of memory cells and a second group of memory cells, said first group memory cells being provided for storing data and said second group memory cells being provided for storing attribute data of said first group of memory cells, and wherein said first group of memory cells corresponds to 512 bits.
Claim 2
Dependent Claim
120 words
A memory comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said memory cells is connected between a selected one of said plurality of word lines and a selected one of said plurality of bit lines, and wherein said plurality of memory cells connected to a selected one of said word lines are divided into a first group of memory cells and a second group of memory cells, said first group memory cells being provided for storing data and said second group memory cells being provided for storing attribute data of said first group of memory cells, and wherein said first group of memory cells corresponds to 512 bits.
Claim 3
Dependent Claim
45 words
The memory as claimed in claim 1, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one of said plurality of memory cells connected to a selected one of said word lines.
Claim 4
Dependent Claim
45 words
The memory as claimed in claim 1, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one of said plurality of bit lines connected to said word lines via corresponding memory cells.
Claim 5
Dependent Claim
27 words
The memory as claimed in claim 1, further comprising an erasing circuit to erase contents of all of said memory cells in response to an erasing signal.
Claim 6
Dependent Claim
77 words
A memory as claimed in claim 4, further comprising: a block selecting circuit for outputting a block selecting signal; a row decoder for selecting one of said plurality of word lines in accordance with a first address signal when said block selecting signal is at a predetermined level; a column decoder and a bit line detecting circuit for selecting one of said plurality of bit lines in accordance with a second address signal and a selecting signal.
Claim 7
Dependent Claim
27 words
A memory as claimed in claim 1, wherein said first group of memory cells and said second group of memory cells are accessed by a same address.
Claim 8
Dependent Claim
115 words
A memory comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said memory cells corresponds to a selected one of said plurality of word lines and a selected one of said plurality of bit lines; wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, said first group of memory cells being provided for storing data and said second group of memory cells being provided for storing attribute data of said first group of memory cells, wherein said attribute data includes a number of rewriting of said first group of memory cells.
Claim 9
Dependent Claim
115 words
A memory comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said memory cells corresponds to a selected one of said plurality of word lines and a selected one of said plurality of bit lines; wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, said first group of memory cells being provided for storing data and said second group of memory cells being provided for storing attribute data of said first group of memory cells, wherein said attribute data includes a number of rewriting of said first group of memory cells.
Claim 10
Dependent Claim
27 words
A memory as claimed in claim 7, wherein said first group of memory cells and said second group of memory cells are accessed by a same address.
Claim 11
Dependent Claim
34 words
A memory as claimed in claim 7, further comprising an error correction circuit connected to a plurality of word lines to detect and correct an error of at least one of said memory cells.
Claim 12
Dependent Claim
36 words
A memory as claimed in claim 7, further comprising an error correction circuit connected to a plurality of word lines to detect and correct an error of at least one of said plurality of bit lines.
Claim 13
Dependent Claim
34 words
A memory as claimed in claim 7, further comprising an erasing circuit to erase content data of at least one or more of said plurality of memory cells in response to an erasing signal.
Claim 14
Dependent Claim
123 words
A memory including a plurality of memory cell blocks, each of said plurality of memory cell blocks comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, each of said plurality of memory cells being connected between one of said word lines and one of said bit lines; wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, wherein said first group of memory cells are provided for storing data and said second group of memory cells are provided for storing attribute data of said first group of memory cells, and wherein said first group of memory cells are memory cells storing 512 bits.
Claim 15
Dependent Claim
123 words
A memory including a plurality of memory cell blocks, each of said plurality of memory cell blocks comprising: a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, each of said plurality of memory cells being connected between one of said word lines and one of said bit lines; wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, wherein said first group of memory cells are provided for storing data and said second group of memory cells are provided for storing attribute data of said first group of memory cells, and wherein said first group of memory cells are memory cells storing 512 bits.
Claim 16
Dependent Claim
43 words
The memory as claimed in claim 12, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one of said plurality of memory cells connected to one of said word lines.
Claim 17
Dependent Claim
45 words
The memory as claimed in claim 12, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one of said plurality of bit lines connected to said word lines via corresponding memory cells.
Claim 18
Dependent Claim
39 words
The memory as claimed in claim 12, further comprising an erasing circuit to erase contents of said all memory cells of a selected one of said memory blocks, selected by an address signal in response to an erasing signal.
Claim 19
Dependent Claim
77 words
A memory as claimed in claim 15, further comprising: a block selecting circuit for outputting a block selecting signal; a row decoder for selecting one of said plurality of word lines in accordance with a first address signal when said block selecting signal is at a predetermined level; a column decoder and a bit line detecting circuit for selecting one of said plurality of bit lines in accordance with a second address signal and a selecting signal.
Claim 20
Dependent Claim
45 words
A memory as claimed in claim 12, wherein at least one or more of said first group of memory cells and at least one or more of said second group of memory cells connected to a same word line are accessed by a same address.
Claim 21
Dependent Claim
120 words
A memory comprising: a plurality of memory cell blocks further comprising; a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said plurality of memory cells corresponds to a selected one of said word lines and a selected one of said bit lines; and wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, said first group of memory cells provided for storing data and said second group of memory cells provided for storing attribute data of said first group of memory cells, and wherein said attribute data includes a rewriting number of said first group of memory cells.
Claim 22
Dependent Claim
120 words
A memory comprising: a plurality of memory cell blocks further comprising; a plurality of word lines; a plurality of bit lines; and a plurality of memory cells, wherein each of said plurality of memory cells corresponds to a selected one of said word lines and a selected one of said bit lines; and wherein said plurality of memory cells are divided into a first group of memory cells and a second group of memory cells, said first group of memory cells provided for storing data and said second group of memory cells provided for storing attribute data of said first group of memory cells, and wherein said attribute data includes a rewriting number of said first group of memory cells.
Claim 23
Dependent Claim
45 words
A memory as claimed in claim 18, wherein at least one or more of said first group of memory cells and at least one or more of said second group of memory cells connected to a same word line are accessed by a same address.
Claim 24
Dependent Claim
41 words
A memory as claimed in claim 18, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one memory cell connected to one of said plurality of word lines.
Claim 25
Dependent Claim
36 words
A memory as claimed in claim 18, further comprising an error correction circuit connected to said plurality of word lines to detect and correct an error of at least one of said plurality of bit lines.
Claim 26
Dependent Claim
40 words
A memory as claimed in claim 18, further comprising an erasing circuit to erase contents of all of said memory cells of a selected one of said memory blocks, selected by an address signal in response to an erasing signal.
References Cited (Backward Citations)
US5268870A
Cited
US5210716A
Cited
JPH05189981A
Cited
US5297103A
Cited
US5546402A
Cited
US5594689A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-10-05 | 2002-04-06 | 2002-10-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-10-05 | 2006-04-06 | 2006-10-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-10-05 | 2010-04-06 | 2010-10-06 | $7700.00 | Window Closed / Lapsed |