Patent US5808571A successfully refreshed from Google Patents.
US5808571A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Synchronization control unit which maintains synchronization between serial-to-parallel converters operating in parallel, or between parallel-to-serial converters operating in parallel
Assignee: Fujitsu Ltd
•
Filing: 1997-01-24
•
Granted: 1998-09-15
•
Expires: 2017-01-24
Abstract
Abstract A synchronization control unit for synchronizing serial-to-parallel (S/P) converters operating in parallel, or parallel-to-serial (P/S) converters operating in parallel. More specifically, first and serial-to-parallel (S/P) converters produce respectively corresponding first and second clock signals and operate in parallel. The first and second clock signals are in synchronization, and a synchronization failure occurs when the first and second clock signals fall out of synchronization. When a synchronization failure occurs, the synchronization control unit resets one of the first and second clock signals so that synchronization between the first and second clock signals is restored within a definite time period. Moreover, the synchronization control unit can perform the same operation with parallel-to-serial (P/S) converters, instead of with S/P converters.
Inventors
- 👤 Naoki Kuwata
- 👤 Tetsuji Sato
- 👤 Noriaki Mizuguchi
- 👤 Tetsuya Kiyonaga
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 08:51
CPC Classifications
H; H04; H04J; H04J3/00; H04J3/02; H04J3/04; H04J3/047; H03; H03M; H03M9/00; H04J3/06; H04J3/0635; H04J3/0685
Claims Analysis
Total Claims: 30
Claim 1
Independent Claim
94 words
An apparatus comprising: first and second serial-to-parallel (S/P) converters which produce respectively corresponding first and second clock signals and operate in parallel, the first and second clock signals being in synchronization and a synchronization failure occurring when the first and second clock signals fall out of synchronization; and a synchronization control unit which, when a synchronization failure occurs, resets one of the first and second clock signals, without resetting both of the first and second clock signals, so that synchronization between the first and second clock signals is restored within a definite time period.
Claim 2
Independent Claim
94 words
An apparatus comprising: first and second serial-to-parallel (S/P) converters which produce respectively corresponding first and second clock signals and operate in parallel, the first and second clock signals being in synchronization and a synchronization failure occurring when the first and second clock signals fall out of synchronization; and a synchronization control unit which, when a synchronization failure occurs, resets one of the first and second clock signals, without resetting both of the first and second clock signals, so that synchronization between the first and second clock signals is restored within a definite time period.
Claim 3
Dependent Claim
103 words
An apparatus as in claim 1, wherein the first and second clock signals are divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, and, when a synchronization failure occurs due to an error in the second S/P converter, the synchronization control unit causes the second clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 4
Dependent Claim
100 words
An apparatus as in claim 1, wherein the synchronization control unit comprises: a first delay circuit which delays the second clock signal by a first delay time, to produce a delayed clock signal; a latching device which latches the delayed clock signal with the first clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a second delay circuit which delays the synchronization failure signal by a second delay time, to produce a delayed synchronization failure signal; and means for resetting the second clock signal with the delayed synchronization failure signal.
Claim 5
Dependent Claim
70 words
An apparatus as in claim 3, wherein the first and second clock signals are divided clock signals of a main clock signal of a plurality of pulses, each pulse of the main clock signal has a cycle time T, the first delay time, D1, is in the range of 0<D1<T, and the second delay time, D2, is in the range of (2n-1)T<D2<2nT, where n=(1, 2, 3, . . . ).
Claim 6
Dependent Claim
107 words
An apparatus as in claim 3, wherein a synchronization failure occurs due to an error in the second S/P converter, the first and second clock signals are divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, and the means for resetting, when a synchronization failure occurs, causes the second clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 7
Dependent Claim
46 words
An apparatus as in claim 3, wherein the latching device is a D-type flip flop having a data (D) input and a clock (C) input, the delayed clock signal being received in the D input and the first clock signal being received in the C input.
Claim 8
Dependent Claim
145 words
An apparatus as in claim 1, wherein the synchronization control unit comprises: a first delay circuit which delays the second clock signal by a first delay time, to produce a delayed clock signal; a logical OR circuit which performs a logical OR operation of the second clock signal and the delayed clock signal, to produce a logical OR result signal; a second delay circuit which delays the logical OR result signal by a second delay time; a latching device which latches the delayed logical OR result signal with the first clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a third delay circuit which delays the synchronization failure signal by a third delay time, to produce a delayed synchronization failure signal; and means for resetting the second clock signal with the delayed synchronization failure signal.
Claim 9
Dependent Claim
85 words
An apparatus as in claim 7, wherein the first and second clock signals are divided clock signals of a main clock signal of a plurality of pulses, each pulse of the main clock signal has a cycle time T, the first delay time, D1, is set to be approximately equal to T, the second delay time, D2, is set to be approximately equal to (4+1/2)T, and the third delay time, D3, is in the range of (4n-1)T<D3<4nT, where n=(1, 2, 3 . . . ).
Claim 10
Dependent Claim
162 words
An apparatus as in claim 1, wherein the first S/P converter receives a respective clock signal and the first clock signal produced by the first S/P converter is a divided clock signal of the received clock signal, the second S/P converter receives a respective clock signal and the second clock signal produced by the second S/P converter is a divided clock signal of the received clock signal, the clock signal received by the second S/P converter being a separate clock signal from the clock signal received by the first S/P converter, and the synchronization control unit comprises a delay circuit which delays the second clock signal by a delay time, to produce a delayed clock signal, and an exclusive OR circuit which performs an exclusive OR operation of the delayed clock signal and the first clock signal, to produce an exclusive OR result signal which is supplied to the second S/P converter as the clock signal received by the second S/P converter.
Claim 11
Independent Claim
94 words
An apparatus comprising: first and second parallel-to-serial (P/S) converters which produce respectively corresponding first and second clock signals and operate in parallel, the first and second clock signals being in synchronization and a synchronization failure occurring when the first and second clock signals fall out of synchronization; and a synchronization control unit which, when a synchronization failure occurs, resets one of the first and second clock signals, without resetting both of the first and second clock signals, so that synchronization between the first and second clock signals is restored within a definite time period.
Claim 12
Independent Claim
94 words
An apparatus comprising: first and second parallel-to-serial (P/S) converters which produce respectively corresponding first and second clock signals and operate in parallel, the first and second clock signals being in synchronization and a synchronization failure occurring when the first and second clock signals fall out of synchronization; and a synchronization control unit which, when a synchronization failure occurs, resets one of the first and second clock signals, without resetting both of the first and second clock signals, so that synchronization between the first and second clock signals is restored within a definite time period.
Claim 13
Dependent Claim
103 words
An apparatus as in claim 10, wherein the first and second clock signals are divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, and, when a synchronization failure occurs due to an error in the second P/S converter, the synchronization control unit causes the second clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 14
Dependent Claim
100 words
An apparatus as in claim 10, wherein the synchronization control unit comprises: a first delay circuit which delays the second clock signal by a first delay time, to produce a delayed clock signal; a latching device which latches the delayed clock signal with the first clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a second delay circuit which delays the synchronization failure signal by a second delay time, to produce a delayed synchronization failure signal; and means for resetting the second clock signal with the delayed synchronization failure signal.
Claim 15
Dependent Claim
70 words
An apparatus as in claim 12, wherein the first and second clock signals are divided clock signals of a main clock signal of a plurality of pulses, each pulse of the main clock signal has a cycle time T, the first delay time, D1, is in the range of 0<D1<T, and the second delay time, D2, is in the range of (2n-1)T<D2<2nT, where n=(1, 2, 3, . . . ).
Claim 16
Dependent Claim
70 words
An apparatus as in claim 12, wherein the first and second clock signals are divided clock signals of a main clock signal, the apparatus further comprising: a phase-locked loop circuit which receives an external clock signal and the first clock signal and, with reference to the phases of the external clock signal and the first clock signal, generates a synchronizing clock signal for use in generating the main clock signal.
Claim 17
Dependent Claim
162 words
An apparatus as in claim 10, wherein the first P/S converter receives a respective clock signal and the first clock signal produced by the first P/S converter is a divided clock signal of the received clock signal, the second P/S converter receives a respective clock signal and the second clock signal produced by the second P/S converter is a divided clock signal of the received clock signal, the clock signal received by the second P/S converter being a separate clock signal from the clock signal received by the first P/S converter, and the synchronization control unit comprises a delay circuit which delays the second clock signal by a delay time, to produce a delayed clock signal, and an exclusive OR circuit which performs an exclusive OR operation of the delayed clock signal and the first clock signal, to produce an exclusive OR result signal which is supplied to the second P/S converter as the clock signal received by the second P/S converter.
Claim 18
Dependent Claim
144 words
An apparatus as in claim 10, wherein the first P/S converter receives a respective clock signal and the first clock signal produced by the first P/S converter is a divided clock signal of the received clock signal, the second P/S converter receives a respective clock signal and the second clock signal produced by the second P/S converter is a divided clock signal of the received clock signal, the clock signal received by the second P/S converter being a separate clock signal from the clock signal received by the first P/S converter, the apparatus further comprising a phase-locked loop circuit which receives an external clock signal and the first clock signal and, with reference to the phases of the external clock signal and the first clock signal, generates a synchronizing clock signal for use in generating the clock signal received by the first P/S converter.
Claim 19
Independent Claim
138 words
An apparatus comprising: first and second serial-to-parallel (S/P) converters which produce respectively corresponding first and second divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, the first and second divided clock signals thereby being in synchronization with each other and a synchronization failure occurring when the first and second divided clock signals fall out of synchronization due to an error in the second S/P converter; and a synchronization control unit which, when a synchronization failure occurs, causes the second divided clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 20
Independent Claim
138 words
An apparatus comprising: first and second serial-to-parallel (S/P) converters which produce respectively corresponding first and second divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, the first and second divided clock signals thereby being in synchronization with each other and a synchronization failure occurring when the first and second divided clock signals fall out of synchronization due to an error in the second S/P converter; and a synchronization control unit which, when a synchronization failure occurs, causes the second divided clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 21
Dependent Claim
129 words
An apparatus as in claim 17, wherein the synchronization control unit comprises: a first delay circuit which delays the second divided clock signal by a first delay time, to produce a delayed clock signal; a latching device which latches the delayed clock signal with the first divided clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a second delay circuit which delays the synchronization failure signal by a second delay time, to produce a delayed synchronization failure signal; and means for using the delayed synchronization failure signal to maintain the second divided clock signal at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal.
Claim 22
Dependent Claim
50 words
An apparatus as in claim 18, wherein each pulse of the main clock signal has a cycle time T, the first delay time, D1, is in the range of 0<D1<T, and the second delay time, D2, is in the range of (2n-1)T<D2<2nT, where n=(1, 2, 3, . . . ).
Claim 23
Dependent Claim
47 words
An apparatus as in claim 18, wherein the latching device is a D-type flip flop having a data (D) input and a clock (C) input, the delayed clock signal being received in the D input and the first divided clock signal being received in the C input.
Claim 24
Dependent Claim
175 words
An apparatus as in claim 17, wherein the synchronization control unit comprises: a first delay circuit which delays the second divided clock signal by a first delay time, to produce a delayed clock signal; a logical OR circuit which performs a logical OR operation of the second divided clock signal and the delayed clock signal, to produce a logical OR result signal; a second delay circuit which delays the logical OR result signal by a second delay time; a latching device which latches the delayed logical OR result signal with the first divided clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a third delay circuit which delays the synchronization failure signal by a third delay time, to produce a delayed synchronization failure signal; and means for using the delayed synchronization failure signal to maintain the second divided clock signal at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal.
Claim 25
Dependent Claim
65 words
An apparatus as in claim 21, wherein each pulse of the main clock signal has a cycle time T, the first delay time, D1, is set to be approximately equal to T, the second delay time, D2, is set to be approximately equal to (4+1/2)T, and the third delay time, D3, is in the range of (4n-1)T<D3<4nT, where n=(1, 2, 3 . . . ).
Claim 26
Independent Claim
138 words
An apparatus comprising: first and second parallel-to-serial (P/S) converters which produce respectively corresponding first and second divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, the first and second divided clock signals thereby being in synchronization with each other and a synchronization failure occurring when the first and second divided clock signals fall out of synchronization due to an error in the second P/S converter; and a synchronization control unit which, when a synchronization failure occurs, causes the second divided clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 27
Independent Claim
138 words
An apparatus comprising: first and second parallel-to-serial (P/S) converters which produce respectively corresponding first and second divided clock signals of, and in synchronization with, a main clock signal of a plurality of pulses, the first and second divided clock signals thereby being in synchronization with each other and a synchronization failure occurring when the first and second divided clock signals fall out of synchronization due to an error in the second P/S converter; and a synchronization control unit which, when a synchronization failure occurs, causes the second divided clock signal to be maintained at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal beginning with an edge of a first pulse of the main clock signal occurring after the fixed period of time.
Claim 28
Dependent Claim
129 words
An apparatus as in claim 23, wherein the synchronization control unit comprises: a first delay circuit which delays the second divided clock signal by a first delay time, to produce a delayed clock signal; a latching device which latches the delayed clock signal with the first divided clock signal as a latching trigger, to produce a synchronization failure signal indicating that a synchronization failure has occurred; a second delay circuit which delays the synchronization failure signal by a second delay time, to produce a delayed synchronization failure signal; and means for using the delayed synchronization failure signal to maintain the second divided clock signal at a constant level for a fixed period of time and, after the fixed period of time, to be synchronized with the main clock signal.
Claim 29
Dependent Claim
50 words
An apparatus as in claim 24, wherein each pulse of the main clock signal has a cycle time T, the first delay time, D1, is in the range of 0<D1<T, and the second delay time, D2, is in the range of (2n-1)T<D2<2nT, where n=(1, 2, 3, . . . ).
Claim 30
Dependent Claim
54 words
An apparatus as in claim 23, further comprising: a phase-locked loop circuit which receives an external clock signal and the first divided clock signal and, with reference to the phases of the external clock signal and the first divided clock signal, generates a synchronizing clock signal for use in generating the main clock signal.
References Cited (Backward Citations)
US5442405A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-09-14 | 2002-03-16 | 2002-09-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-09-14 | 2006-03-16 | 2006-09-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-09-14 | 2010-03-16 | 2010-09-15 | $7700.00 | Window Closed / Lapsed |