US5801980A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Testing of an analog memory using an on-chip digital input/output interface
Assignee: SanDisk Technologies LLC
•
Filing: 1997-05-01
•
Granted: 1998-09-01
•
Expires: 2017-05-01
Abstract
Abstract A non-volatile memory stores both analog and digital information in an array, and has digital and analog read and write circuits and dual I/O interfaces which allow input and output signals in digital or analog form. A user selects the input signal, output signal, and data storage formats. Each selection can be digital or analog format. On-chip analog-to-digital and digital-to-analog converters allow conversion of signals from one format into another. Analog signals can be read or written serially, and one embodiment includes an address counter and an internal oscillator for generating sequential addresses. An output amplifier for driving a speaker and an input amplifier for a microphone allow stored sounds to be directly recorded and reproduced.
Inventors
- 👤 Sau C. Wong
- 👤 Hock C. So
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-01 02:25
CPC Classifications
G; G11; G11C; G11C8/00; G11C8/04; G01; G01R; G01R31/00; G01R31/28; G01R31/3167; G11C11/00; G11C11/56; G11C27/00; G11C27/005; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/18; G11C29/20; G11C7/00; G11C7/16; G11C2211/00; G11C2211/56; G11C2211/564; G11C2211/5641; G11C2211/5644
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
85 words
A method for testing an analog memory, comprising: writing a binary value to each memory cell in the memory, wherein binary values are written through a digital write circuit in the analog memory; reading a binary value from each memory cell in the memory, wherein binary values are read through a digital read circuit in the analog memory; and comparing a binary value read from a memory cell to a binary value written to the memory cell to determine whether the memory cell is defective.
Claim 2
Independent Claim
85 words
A method for testing an analog memory, comprising: writing a binary value to each memory cell in the memory, wherein binary values are written through a digital write circuit in the analog memory; reading a binary value from each memory cell in the memory, wherein binary values are read through a digital read circuit in the analog memory; and comparing a binary value read from a memory cell to a binary value written to the memory cell to determine whether the memory cell is defective.
Claim 3
Dependent Claim
83 words
The method of claim 1, further comprising: writing analog values to a sampling of the memory cells in the memory, wherein the analog values are written through an analog write circuit in the analog memory; reading analog values from the sampling of memory cells, wherein the analog values are read through an analog read circuit in the analog memory; and comparing the analog values read to the analog values written to determine whether the analog read circuit and analog write circuit are functional.
Claim 4
Dependent Claim
45 words
The method of claim 2, wherein writing analog values comprises: asserting a multi-bit digital input signal to a digital-to-analog converter in the analog memory; and setting a threshold voltage of a memory cell to a level which indicates an analog level from the digital-to-analog converter.
Claim 5
Dependent Claim
61 words
The method of claim 3, wherein comparing the analog values read to the analog values written, comprises: reading an analog signal using the analog read circuit; asserting the analog signal to an analog-to-digital converter in the memory; and comparing a value indicated by a multi-bit digital output signal from the analog-to-digital to a value indicated by the multi-bit digital input signal.
References Cited (Backward Citations)
US3947827A
Cited
US3947827B1
Cited
US4209852A
Cited
US4046995A
Cited
US4271486A
Cited
US4280196A
Cited
US5218640A
Cited
US5163021A
Cited
US5602789A
Cited
US5684738A
Cited
US5689453A
Cited
US5606522A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 2001-08-31 | 2002-03-02 | 2002-09-01 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 2005-08-31 | 2006-03-02 | 2006-09-01 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2009-08-31 | 2010-03-02 | 2010-09-01 | $7700.00 | Window Closed / Lapsed |